Method of forming a top gate thin film transistor

Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C430S312000

Reexamination Certificate

active

07087363

ABSTRACT:
A method of forming a top gate thin film transistor (TFT). By performing photolithography using a first reticle, a photoresist layer having a thick photoresist layer portion and a thin photoresist layer portion is formed on a silicon layer in an active area. Thus, a channel layer and source/drain regions in a silicon island are defined by the same patterning process. In addition, a gate and an LDD region in the silicon island are defined by photolithography using a second reticle and a backside exposure process. Accordingly, the top gate TFT fabrication process of the present invention requires only two reticles, and thereby reduces costs.

REFERENCES:
patent: 5994721 (1999-11-01), Zhong et al.
patent: 6031512 (2000-02-01), Kadota et al.
patent: 6162654 (2000-12-01), Kawabe
patent: 55-58534 (1980-05-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a top gate thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a top gate thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a top gate thin film transistor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3617939

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.