Fishing – trapping – and vermin destroying
Patent
1988-04-04
1990-09-04
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437915, 148DIG164, H01L 2170, H01L 2700
Patent
active
049544586
ABSTRACT:
A semiconductor circuit apparatus including several semiconductor substrates interconnected by having elevated portions of one substrate contacting the surface of the second substrate where both substrates include at least one electrical circuit. Also included is a method for forming this three dimensional integrated circuit structure by forming the elevated portions of the semiconductor substrate by applying an orientation-dependent etch and then applying an electrically conductive coating to this elevated portion. Electrically conductive bonding pads are formed on the second semiconductor substrate. These pads are selectively positioned relative to the elevated portions formed on the first semiconductor substrate. Contacts between the first and second substrate are formed by forming bonds between the elevated portions on the one substrate and the electrically conductive pads on the second substrate.
REFERENCES:
patent: 3171762 (1965-03-01), Rutz
patent: 3748548 (1973-07-01), Haisty et al.
patent: 3900863 (1975-08-01), Kim
patent: 3985579 (1976-10-01), Rahilly
patent: 4196508 (1980-04-01), Lorenze
patent: 4499655 (1985-02-01), Anthony
patent: 4737470 (1988-04-01), Bean
patent: 4752816 (1988-06-01), Sussman et al.
Dang Trung
Hearn Brian E.
Hiller William E.
Merrett N. Rhys
Sharp Mel
LandOfFree
Method of forming a three dimensional integrated circuit structu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a three dimensional integrated circuit structu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a three dimensional integrated circuit structu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-441849