Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Amorphous semiconductor
Reexamination Certificate
2006-02-07
2006-02-07
Sarkar, Asok Kumar (Department: 2891)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Amorphous semiconductor
C438S761000, C438S763000, C438S933000
Reexamination Certificate
active
06995078
ABSTRACT:
A method of forming a relaxed silicon—germanium layer for use as an underlying layer for a subsequent overlying tensile strain silicon layer, has been developed. The method features initial growth of a underlying first silicon—germanium layer on a semiconductor substrate, compositionally graded to feature the largest germanium content at the interface of the first silicon—germanium layer and the semiconductor substrate, with the level of germanium decreasing as the growth of the graded first silicon—germanium layer progresses. This growth sequence allows the largest lattice mismatch and greatest level of threading dislocations to be present at the bottom of the graded silicon—germanium layer, with the magnitude of lattice mismatch and threading dislocations decreasing as the growth of the graded silicon—germanium layer progresses. In situ growth of an overlying silicon—germanium layer featuring uniform or non—graded germanium content, results in a relaxed silicon—germanium layer with a minimum of dislocations propagating from the underlying graded silicon—germanium layer. In situ growth of a silicon layer results in a tensile strain, low defect density layer to be used for MOSFET device applications.
REFERENCES:
patent: 5821577 (1998-10-01), Crabbé et al.
patent: 5859864 (1999-01-01), Jewell
patent: 6255674 (2001-07-01), Luy et al.
patent: 6455871 (2002-09-01), Shim et al.
patent: 6515335 (2003-02-01), Christiansen et al.
patent: 6573126 (2003-06-01), Cheng et al.
patent: 6583015 (2003-06-01), Fitzgerald et al.
patent: 6646322 (2003-11-01), Fitzgerald
patent: 6649480 (2003-11-01), Fitzgerald et al.
patent: 6649492 (2003-11-01), Chu et al.
patent: 2004/0087117 (2004-05-01), Leitz et al.
Hsia Liang Choo
Liu Jin Ping
Sohn Dong Kyun
Chartered Semiconductor Manufacturing Ltd.
Pike Rosemary L. S.
Saile George O.
Sarkar Asok Kumar
LandOfFree
Method of forming a relaxed semiconductor buffer layer on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a relaxed semiconductor buffer layer on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a relaxed semiconductor buffer layer on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3705989