Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-04-10
1999-03-02
Ford, John M.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
H01L 2324
Patent
active
058770453
ABSTRACT:
A method for depositing a planar dielectric layer between metal traces of a metallization layer of a semiconductor wafer is disclosed. A thin layer of light absorbing material is deposited on the surface of a wafer prior to the formation of metal lines on an overlying patterned metallization layer. A source of directed radiation preferentially heats the light absorbing material while the metal lines reflect the directed radiation and remain largely unheated, thereby allowing dielectric material to be evenly deposited between the metal traces. An isolation layer which insulates the metal traces from the layer of light absorbing material may be required. In some applications, the source of directed radiation is a laser source with a wavelength in the infrared range, and the light absorbing material is a material which absorbs light in this range.
Ford John M.
LSI Logic Corporation
LandOfFree
Method of forming a planar surface during multi-layer interconne does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a planar surface during multi-layer interconne, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a planar surface during multi-layer interconne will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-422297