Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
1999-02-04
2001-07-10
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S625000, C438S638000, C438S700000
Reexamination Certificate
active
06258732
ABSTRACT:
FIELD OF THE INVENTION
The present invention provides a process of forming a patterned organic dielectric layer on a substrate by utilizing an imageable resist, wherein said imageable resist comprises a metalloid-containing or metal-containing imageable resist or a resist which can be converted into a metalloid-containing or metal-containing imageable resist prior to or after patterning. The processing steps of the present invention eliminate the need for employing hard inorganic cap layers to protect the underlying organic dielectric layer during patterning.
BACKGROUND OF THE INVENTION
The manufacturing of integrated circuits has been significantly improved by the development of new low dielectric constant organic materials (∈=4 or less) which are easily etched in oxygen environments. These new organic dielectrics can withstand temperatures in excess of 300° C. without degradation. Thus, they are highly suitable for use in back-end-of-the-line (BEOL) processing.
In order to pattern low dielectric constant organic materials, the etch rate of any resist applied thereto must be less than that of the low dielectric constant organic material. However, since the etch rates of the low dielectric constant organic materials and prior art resists are substantially the same in oxygen etching ambients, inorganic hard masks, i.e. caps, such as Si
3
N
4
, SiO
2
and silicon oxynitride are generally employed to improve the etch rate (i.e., to allow the use of more aggressive etch environments while achieving a selective etch).
The inclusion of a hard inorganic mask layer introduces several complexities into the integrated circuit fabrication process. For one thing, the hard mask layer must be patterned to match the pattern of the photoresist layer prior to patterning the low dielectric constant organic material.
A second problem associated with the use of an inorganic hard mask layer is that the dielectric constant of such materials are high (on the order of 7.0 or higher). As such, the inclusion of a hard inorganic mask layer increases the overall dielectric constant of the resultant film stack. Thus, the inclusion of a hard inorganic cap serves to defeat the purpose of utilizing the organic dielectric layer in the first place, i.e. reduction of the dielectric constant of the film stack.
Yet a third problem associated with the utilization of a hard inorganic cap layer is that, if the organic dielectric is employed as a sacrificial template (e.g., for copper wiring), it is necessary to eliminate the hard masking material before the organic dielectric can be removed after the templating function has been performed.
Attempts have been made in the prior art to overcome the aforementioned problems associated with the use of a hard inorganic cap layer. One such method, commonly employed in the art, is the removal of the hard inorganic cap layer by reactive ion etching (RIE). Unfortunately, such RIE processes typically employ fluorine-containing compounds as the active species. Fluorine-containing compounds not only remove the thin hard inorganic cap layer, but tend to etch the organic dielectric layer and thus reduce pattern fidelity in the lateral direction.
A further expedient employed to remove the hard inorganic cap layer is the utilization of a wet etch. Wet etches, which typically use hot phosphoric acid as an etchant, are not compatible with copper wiring found in many BEOL applications. Furthermore, wet etches often provide isotropic etching which may create undercuts in the patterned regions.
In view of the above identified problems associated with hard inorganic cap layers, there is a need to provide a new method which can be used to pattern low dielectric constant organic materials which eliminates the use of a hard inorganic cap layer in the patterning process.
SUMMARY OF THE INVENTION
The present invention provides a new process of patterning low dielectric constant organic materials in BEOL processing which eliminates the need for utilizing a hard inorganic cap layer. The inventive simplifies the amount of steps required to pattern the organic dielectric material. This elimination of various materials and/or processing steps advantageously results in a more cost efficient process.
In one aspect, the invention encompasses a process of forming a patterned organic dielectric layer on a substrate. Specifically, the process of the invention comprises the following steps:
(a) forming a layer of an organic dielectric material on a substrate;
(b) providing a patterned layer of resist on the organic dielectric material layer, wherein the resist contains a metalloid or metallic element, the patterned resist layer leaving areas of the organic dielectric material layer exposed;
(c) etching the exposed areas of the organic dielectric material; and
(d) removing remaining portions of the patterned resist.
Step (b) preferably includes applying an imageable resist layer on the organic dielectric layer and patterning the resist layer using lithographic techniques. The metalloid or metal may be present in the resist as applied or may be added to the resist at some point before step (c). The etching step is preferably carried out under oxygen etching conditions which are effective in converting the metalloid or metallic element in the resist to a non-volatile refractory oxide. Preferably, the etching of step (c) is oxygen reactive ion etching (O
2
RIE).
The resist may be a positive tone or negative tone resist. The metalloid or metal contained in the resist at etching preferably forms a non-volatile refractory oxide in an oxygen etching environment. A highly preferred metalloid for use in the present invention is Si.
These and other aspects of the invention are described in further detail below.
REFERENCES:
patent: 4770974 (1988-09-01), Hiroaka
patent: 5114530 (1992-05-01), Rao et al.
patent: 5349155 (1994-09-01), Yamagishi et al.
patent: 5474956 (1995-12-01), Trask et al.
patent: 5482894 (1996-01-01), Havemann
patent: 5877076 (1999-03-01), Dai
patent: 6114085 (1998-11-01), Padmanaban et al.
patent: 6184121 (1998-07-01), Buchwalter et al.
patent: 6188125 (2000-02-01), Havemann
Lin Qinghuang
Mih Rebecca D.
Petrarca Kevin S.
Berry Renee′ R.
Capella, Esq. Steven
International Business Machines - Corporation
Nelms David
Scully Scott Murphy & Presser
LandOfFree
Method of forming a patterned organic dielectric layer on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a patterned organic dielectric layer on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a patterned organic dielectric layer on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2531834