Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1997-12-29
2000-01-25
Chaudhari, Chandra
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438230, 438595, 438703, 438683, H01L 218238, H01L 213205, H01L 214763, H01L 2144, H01L 21311
Patent
active
06017823&
ABSTRACT:
The present invention provides a method of forming gate side wall insulation films on side walls of a gate electrode on a gate insulation film over a silicon substrate surface. The method comprises The following steps. Gate side wall insulation films are selectively formed on side walls of a gate electrode. A silicon film is selectively grown on at least any one of a top of the gate electrode and on the silicon substrate surface. Surface regions of the gate side wall insulation films are etched.
REFERENCES:
patent: 5661052 (1997-08-01), Inoue
patent: 5759899 (1998-06-01), Saito
Mineji Akira
Shishiguchi Seiichi
Yasunaga Tomoko
Berezny Nema
Chaudhari Chandra
NEC Corporation
LandOfFree
Method of forming a MOS field effect transistor with improved ga does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a MOS field effect transistor with improved ga, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a MOS field effect transistor with improved ga will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2315717