Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-08-22
2000-07-18
Dang, Trung
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438424, 438426, 438435, 148DIG50, H01L 2176
Patent
active
060906855
ABSTRACT:
A semiconductor structure pad oxide layer is enlarged by local oxidation of silicon to form a field oxide. An etchback causes the thinnest portions of the field oxide to recede such that a portion of the semiconductor substrate is exposed. An etch through the exposed portion of the semiconductor substrate forms a microtrench between the field oxide and the nitride layer with a lateral dimension that is less than that currently achievable by conventional photolithography. The microtrench is then filled by oxide or nitride growth or by deposition of a dielectric material. In another embodiment, formation of the microtrench is carried out as set forth above, but the nitride layer is removed immediately following trench formation. Alternatively, the pad oxide layer is stripped and a new oxide layer is regrown that substantially covers all exposed surfaces of active areas of the semiconductor substrate. The regrown oxide layer will encroach into all exposed surfaces of active areas and will grow also in the microtrench. Alternatively, the pad oxide layer is etched substantially uniformly at regions distant from nitride layer, whereas the etchant concentrates the etch against the nitride layer such that etching is accelerated at this location. Because of accelerated etching at this location, a breach in the pad oxide layer forms before etching of the pad oxide layer has been generally penetrated. The breach has a width of sub-photolithographic limits preparatory to formation of a microtrench thereunder.
REFERENCES:
patent: 4965221 (1990-10-01), Dennison et al.
patent: 5096848 (1992-03-01), Kawamura
patent: 5436190 (1995-07-01), Yang et al.
patent: 5756389 (1998-05-01), Lim et al.
Ahmad Aftab
Gonzales Fernando
Jeng Nanseng
Schuegraf Klaus
Violette Mike
Dang Trung
Micro)n Technology, Inc.
LandOfFree
Method of forming a LOCOS trench isolation structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a LOCOS trench isolation structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a LOCOS trench isolation structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2036196