Fishing – trapping – and vermin destroying
Patent
1987-11-30
1989-12-26
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437192, 437133, 437 31, 357 22, 357 16, 357 30, 148DIG10, 148DIG65, H01L 2144, H01L 21265
Patent
active
048898317
ABSTRACT:
An electrode structure of an electrode of a refractory metal or a silicide thereof on a layer of In.sub.x Ga.sub.1-x As (0<x<1) on a substrate of a III-V compound semiconductor is ohmic and is stable even at a high temperature, for example, 900.degree. C. This high temperature stable ohmic electrode structure allows ion implantation into the substrate with the electrode as a mask followed by annealing to form a doped region in alignment with the edge of the electrode.
REFERENCES:
patent: 3984261 (1976-10-01), Hawrylo
patent: 4075651 (1978-02-01), James
patent: 4075652 (1978-02-01), Umebachi et al.
patent: 4366493 (1982-12-01), Braslau et al.
patent: 4410903 (1983-10-01), Wieder
patent: 4468851 (1984-09-01), Wieder et al.
patent: 4471367 (1984-09-01), Chen et al.
patent: 4498093 (1985-02-01), Allyn et al.
patent: 4568958 (1986-02-01), Baliga
patent: 4625225 (1986-11-01), Goodfellow et al.
patent: 4632713 (1986-12-01), Tika
patent: 4662058 (1987-05-01), Cirillo, Jr. et al.
patent: 4672414 (1987-06-01), Gabriel et al.
patent: 4729000 (1988-03-01), Abrokwah
patent: 4745082 (1988-05-01), Kwok
patent: 4745447 (1988-05-01), Chen et al.
patent: 4764796 (1988-08-01), Sasaki et al.
patent: 4794444 (1988-12-01), Liu et al.
patent: 4801984 (1989-01-01), Woodall
patent: 4805005 (1989-02-01), Usagawa et al.
patent: 4825265 (1989-04-01), Lunardi et al.
Ishibashi, "InP MOSFET with In.sub.0.53 Ga.sub.0.47 As/InP Heterostructure Contacts", Electronics Letters, Mar. 19, 1981, vol. 17, No. 6, pp. 215-216.
Wang et al., "A 0.1 .mu.m Gate Al.sub.0.5 In.sub.0.5 As/Ga.sub.0.5 In.sub.0.5 As MODFET Fabricated on GaAs Substrates", IEEE Trans. on Electron Devices, vol. 35, No. 7, Jul. 1988, pp. 818-823.
Ohno et al, "Double Heterostructure Ga.sub.0.47 In.sub.0.53 As MESFETs by MBE", IEEE Electron Device Letters, vol. EDL-1, No. 8, Aug. 1980, pp. 154-155.
Hong et al., "Backgating Studies in In.sub.0.53 Ga.sub.0.47 As/In.sub.0.52 Al.sub.0.48 As Modulation-Doped Field-Effect Transistors," IEEE Trans. on Electron Devices, vol. ED-35, No. 1, Jan. 1988, pp. 8-13.
Woodall et al., "Fermi-Level Pinning by MISFIT Dislocations at GaAs Interfaces", Phys. Rev. Lett., vol. 51, No. 19, Nov. 7, 1983, pp. 1783-1786.
Fujii Toshio
Futatsugi Toshiro
Ishii Kazuaki
Oshima Toshio
Shibatomi Akihiro
Fujitsu Limited
Hearn Brian E.
Wilczewski M.
LandOfFree
Method of forming a high temperature stable ohmic contact to a I does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a high temperature stable ohmic contact to a I, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a high temperature stable ohmic contact to a I will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1577267