Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-09-24
2003-11-18
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S644000, C438S648000, C438S653000, C438S685000
Reexamination Certificate
active
06649518
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming a conductive connection on a substrate between a first region and a second region, to methods of forming a conductive interface to be received between a first region and a second region, to methods of forming a conductive contact, and to methods of forming a conductive line.
BACKGROUND OF THE INVENTION
In the processing of integrated circuits, electrical contact is typically made to isolated active device regions formed within a wafer substrate typically comprising monocrystalline silicon. The active device regions are connected by high electrically conductive paths or lines which are fabricated above insulate material which covers the substrate surface. To provide electrical connection between the conductive paths, and active-device regions, an opening in the insulative material is typically provided to enable conductive films to make electrical connection with desired regions. Such openings are typically referred to as contact openings, or simply “contacts”.
As transistor-active area dimensions approached one micron in diameter, conventional process parameters resulted in intolerable increased resistance between the active region or area and the conductive layer. One way of reducing such contact resistance is by formation of a metal silicide atop the active area prior to application of conductive material which will partially or fully fill the remaining contact opening and/or other material which will be utilized to form the conductive runner. One common metal silicide material formed is TiSi
x
, where “x” is predominantly “2”.
Ultimately, an electrically conductive contact-filling material, such as tungsten, would be provided for making electrical connection to the contact with the active area. However, tungsten adheres poorly to titanium silicide. Additionally, it is desirable to prevent intermixing of the contact-filling material with the silicide and underlying silicon. Accordingly, an intervening layer is typically provided to prevent diffusion of the silicon and silicide with the plug-filling metal, and to effectively adhere the plug-filling metal to the underlying substrate. Such material is, accordingly, also electrically conductive and commonly referred to as a “barrier layer” due to its anti-diffusion properties. One material of choice for use as a glue/diffusion barrier layer is titanium nitride. This is an attractive material as a contact diffusion barrier in silicon integrated circuits because it behaves as an impermeable barrier to silicon, and because the activation energy for diffusion of other impurities is very high. Titanium nitride is also chemically thermodynamically very stable, and it has low electrical resistance.
Titanium silicide and titanium nitride can be formed in a number of different manners. One prior art process for forming titanium silicide and titanium nitride barrier contacts comprises first depositing an elemental titanium layer by physical vapor deposition (i.e., sputtering) to within a contact opening over a silicon containing region. Subsequently, the wafer is moved from the physical vapor deposition chamber to a chemical vapor deposition chamber. There, titanium nitride is chemical vapor deposited from an organic titanium containing precursor, such as tetrakisdimethylamido titanium (TDMAT). The wafer is subsequently exposed to suitable annealing conditions to transform titanium at the base of the contact into a titanium silicide. Tungsten or some other conductive material (for example, conductively doped semiconductor materials) is then deposited to fill the remaining contact opening. A planarizing process, such as chemical-mechanical polishing, is then utilized to isolate the conductive plug-filling material within the contact opening.
In another process, titanium is chemical vapor deposited utilizing TiCl
4
and H
2
as precursors at sub-atmospheric pressure, at a temperature of around 635° C., and in the presence of plasma. Deposition under these conditions, principally because of the temperature, will cause the titanium which deposits immediately over the silicon-containing active region to constitute titanium silicide. The titanium overlying insulative material will deposit as elemental titanium. The wafer is then moved from the TiCl
4
deposition chamber to an organic chemical vapor deposition chamber where the above-described TDMAT is utilized to deposit a TiN layer. The processing then continues as otherwise described above.
This invention was principally motivated in addressing problems associated with contact plug formation involving titanium silicide and titanium nitride interface materials between a silicon-containing region and an overlying conductive plug-filling material, such as tungsten. The artisan will, however, appreciate applicability of the invention to any other aspect of semiconductor wafer processing whereby a conductive connection is formed on a substrate between a first region comprising silicon and some second region, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.
SUMMARY OF INVENTION
The invention comprises methods of forming a conductive connection on a substrate between a first region and a second region, methods of forming a conductive interface to be received between a first region and a second region, methods of forming a conductive contact, and methods of forming a conductive line.
In one aspect, a method of forming a conductive connection on a substrate between a first region and a second region, includes forming a first titanium comprising layer over and in electrical connection with the first region. The first layer is exposed to a nitrogen containing plasma effective to transform at least an outer portion of the first layer into a second layer comprising titanium nitride. Titanium is deposited to form an elemental titanium comprising third layer over the second layer. The third layer is exposed to a nitrogen containing plasma effective to transform at least an outer portion of the third layer into a layer comprising titanium nitride. The second region is formed over and in electrical connection with the transformed third layer.
In one aspect, the invention comprises a method of forming a conductive line. A conductively doped silicon comprising semiconductive material is formed over a substrate. Titanium is deposited over the semiconductive material to form a first layer in electrical connection with the semiconductive material. The first layer is exposed to a nitrogen containing plasma effective to transform at least an outer portion of the first layer into a second layer comprising titanium nitride. Titanium is deposited to form an elemental titanium comprising third layer over the second layer. The third layer is exposed to a nitrogen containing plasma effective to transform at least an outer portion of the third layer into a layer comprising titanium nitride. A metal is deposited over and in electrical connection with the transformed third layer. The semiconductive first layer, second layer, third layer, transformed third layer and metal materials are formed into a conductive line.
REFERENCES:
patent: 5104822 (1992-04-01), Butler
patent: 5494860 (1996-02-01), McDevitt et al.
patent: 5677238 (1997-10-01), Gn et al.
patent: 5776831 (1998-07-01), Padmanabhan et al.
patent: 5858184 (1999-01-01), Fu et al.
patent: 5874353 (1999-02-01), Lin et al.
patent: 5880526 (1999-03-01), Hatano et al.
patent: 5885869 (1999-03-01), Turner et al.
patent: 5975912 (1999-11-01), Hillman et al.
patent: 5976969 (1999-11-01), Lin et al.
patent: 5985759 (1999-11-01), Kim et al.
patent: 6027861 (2000-02-01), Yu et al.
patent: 6080665 (2000-06-01), Chen et al.
patent: 6090709 (2000-07-01), Kaloyeros et al.
patent: 6093638 (2000-07-01), Cho et al.
patent: 6140214 (2000-10-01), Violette et al.
patent: 6140223 (2000-10-01), Kim et al.
patent: 6146998 (2000-11-01), Yamaha et al.
patent: 6150259 (2000-11-01), Wu et al.
patent: 6171717 (2001-01-01), Chang et al.
patent: 619
Micro)n Technology, Inc.
Soward Ida M.
Wells St. John P.S.
Zarabian Amir
LandOfFree
Method of forming a conductive contact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a conductive contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a conductive contact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3156386