Method of forming a capacitor plate and a capacitor incorporatin

Details Method of forming a capacitor plate and a capacitor incorporatin Method of forming a capacitor plate and a capacitor incorporatin

1996-10-29

1999-09-21

Hardy, David B.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257309, 438253, 438396, H01L 27108

Patent

active

059557583

ABSTRACT:
A method of forming a capacitor includes, a) providing a node to which electrical connection to a capacitor is to be made; b) providing an electrically conductive first layer over the node; c) providing an electrically insulative barrier second layer over the first conductive layer; d) providing a third layer over the electrically insulative barrier layer, the third layer comprising a material which is either electrically conductive and resistant to oxidation, or forms an electrically conductive material upon oxidation; e) providing an insulating inorganic metal oxide dielectric layer over the electrically conductive third layer; f) providing an electrically conductive fourth layer over the insulating inorganic metal oxide dielectric layer; and g) providing an electrically conductive interconnect to extend over the second insulative layer and electrically interconnect the first and third conductive layers. A capacitor construction having such a dielectric layer in combination with the barrier layer and electrical interconnect of a first capacitor plate is disclosed.

REFERENCES:
patent: 5371700 (1994-12-01), Hamada
patent: 5418388 (1995-05-01), Okudaira et al.
patent: 5449934 (1995-09-01), Shono et al.
patent: 5486713 (1996-01-01), Koyama
patent: 5561307 (1996-10-01), Milhara et al.
Onishi, Shigeo et al., "A Half-Micron Ferroelectric Memory Cell Technology with Stacked Capacitor Structure", IEEE, 1994, pp. 843-846.
Lesaicherre, P-Y et al., "A Gbit-Scale DRAM Stacked Capacitor Technology With ECR MOCVD SrTiO.sub.3 and RIE Patterned RuO.sub.2 /TiN Storage Node", IEEE, 1994, pp. 831-834.
Eimori, T. et al., "A Newly Designed Planar Stacked Capacitor Cell With High Dielectric Constant Film for 256Mbit DRAM", IEEE, 1993, pp. 631-634.

Affiliated with

Also associated with

Rating

Method of forming a capacitor plate and a capacitor incorporatin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a capacitor plate and a capacitor incorporatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a capacitor plate and a capacitor incorporatin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-82729