Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Self-aligned
Patent
1999-03-03
2000-06-06
Bowers, Charles
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Self-aligned
438253, 438669, H01L 21331
Patent
active
060717874
ABSTRACT:
A capacitor fabrication method for a semiconductor memory device, and in particular for a lower-portion electrode forming of a memory cell capacitor, wherein the entire effective area of the capacitor is extended by using a second conductive layer pattern as a mask and patterning an underlying first conductive layer which will be the lower-portion electrode. A mixed conductive material residue is generated in forming the lower-portion electrode and forms conductive residue sidewalls at the both sides of the lower-portion electrode.
REFERENCES:
patent: 5254217 (1993-10-01), Maniar et al.
patent: 5443688 (1995-08-01), Toure et al.
patent: 5479317 (1995-12-01), Ramesh
patent: 5519235 (1996-05-01), Ramesh
patent: 5790366 (1998-08-01), Desu et al.
patent: 5825609 (1998-10-01), Andricacos et al.
Bowers Charles
Brewster William M.
LG Semicon Co. Ltd.
LandOfFree
Method of forming a capacitor including forming a first and seco does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a capacitor including forming a first and seco, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a capacitor including forming a first and seco will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2212650