Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate
2000-04-06
2002-09-10
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ion implantation of dopant into semiconductor region
C438S109000, C438S134000, C438S209000, C438S350000, C438S658000
Reexamination Certificate
active
06448160
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates generally to power semiconductor devices, and more particularly the invention relates to a power semiconductor rectifier device and a method of making same.
Power semiconductor rectifiers have a variety of applications including use in power supplies and power converters. Heretofore, Schottky diodes have been used in these applications. A Schottky diode is characterized by a low turn-on voltage, fast turnoff, and nonconductance when the diode is reverse biased. However, to create a Schottky diode a metal-silicon barrier must be formed. In order to obtain the proper characteristics for the Schottky diode, the barrier metal is likely different than the metal used in other process steps such as metal ohmic contacts. Further, Schottky diode rectifiers suffer from problems such as high leakage current and reverse power dissipation. Also, these problems increase with temperature causing reliability problems for power supply applications. Therefore, the design of voltage converters using Schottky barrier diodes can cause designer problems for many applications.
A semiconductor power rectifier device is known which does not employ Schottky barriers.
FIG. 1
from U.S. Pat. No. 5,818,084 is a schematic of such a device which comprises a MOSFET transistor shown generally at
10
having a source/drain
12
which is shorted to a gate
14
. A parasitic diode
16
is connected from the source/drain
12
to the drain/source
16
. The patent discloses the use of a trench for accommodating the gate.
Copending application Ser. No. 09/283,537, supra, discloses a vertical semiconductor power rectifier device which employs a large number of parallel connected cells, each comprising a MOSFET structure with a gate-to-drain short via common metallization. This provides a low V
f
path through the channel regions of the MOSFET cells to the source region on the other side of the device. The method of manufacturing the rectifier device provides highly repeatable device characteristics at reduced manufacturing costs. The active channel regions of the device are defined using pedestals in a double spacer, double implant self-aligned process. The channel dimensions and doping characteristics may be precisely controlled despite inevitable process variations and spatial sidewall formation.
The present invention is directed to an improved method of manufacturing a semiconductor power rectifier device and the resulting structure. As used herein the term “source/drain” is used to include either source or drain depending on device connection.
SUMMARY OF THE INVENTION
In accordance with the invention a semiconductor power rectifier device is provided in which a semiconductor substrate functions as one source/drain (e.g. the drain) of the device and a plurality of second source/drain (e.g. source) regions are formed on a major surface of the substrate along with a plurality of gate electrodes with the source/drain and gate electrodes positioned within a guard ring and, optionally, conductive plugs in the major surface.
In preferred embodiments, the semiconductive rectifier device is fabricated using conventional semiconductor processing steps including photoresist masking, plasma etching, and ion implantation in forming the guard ring, conductive plugs, source/drain regions, and gate electrodes overlying device channel regions. In accordance with one feature of the invention, a photoresist mask used in defining the gate oxide and gate of the device is isotropically or otherwise etched to expose peripheral portions of the gate electrode through which ions are implanted to create channel regions in body regions under and controlled by the gate electrode.
In accordance with another feature of the invention, a multiple implant process is provided for creating a pocket around the source/drain (e.g. source) regions in the surface of the device and in forming the channel regions in the body regions underlying the gate electrode which allows controlled variations in device parameters.
In accordance with one embodiment of the invention, the source/drain regions are formed by out-diffusion of dopant from a doped polysilicon layer which functions in interconnecting the guard ring, conductive plugs, and gate electrodes.
REFERENCES:
patent: 3603811 (1971-09-01), Day
patent: 4373252 (1983-02-01), Caldwell
patent: 4982260 (1991-01-01), Chang et al.
patent: 4996581 (1991-02-01), Hamasaki
patent: 5430315 (1995-07-01), Rumennik
patent: 5629536 (1997-05-01), Heminger et al.
patent: 5643809 (1997-07-01), Lien
patent: 5747841 (1998-05-01), Ludikhuize
patent: 5751025 (1998-05-01), Heminger et al.
patent: 5818084 (1998-10-01), Williams et al.
patent: 5825079 (1998-10-01), Metzler et al.
patent: 5869380 (1999-02-01), Chang
patent: 5877515 (1999-03-01), Ajit
patent: 5956582 (1999-09-01), Ayela et al.
patent: 6034385 (2000-03-01), Stephani et al.
patent: 6097046 (2000-08-01), Plumton
patent: 6186408 (2001-02-01), Rodov et al.
patent: 6225180 (2001-05-01), Fujii
patent: 6235601 (2001-05-01), Kim
patent: 6258634 (2001-07-01), Wang et al.
patent: 6313001 (2001-11-01), Johansson et al.
patent: 6323091 (2001-11-01), Lee et al.
patent: 6362036 (2002-03-01), Chiozzie et al.
patent: 0322040 (1989-06-01), None
patent: 405082534 (1993-04-01), None
patent: 405175206 (1993-07-01), None
patent: 406061250 (1994-03-01), None
patent: 406112149 (1994-04-01), None
Christiansen, Bob, “Synchronous Rectification Improves with Age,” PCIM, Aug., 1998, 6 pp.
Chang Paul
Chern Geeng-Chuan
Hsueh Wayne Y. W.
Rodov Vladimir
APD Semiconductor, Inc.
Luu Chuong A
LandOfFree
Method of fabricating power rectifier device to vary... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating power rectifier device to vary..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating power rectifier device to vary... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2827510