Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies
Reexamination Certificate
2008-03-04
2008-03-04
Graybill, David E (Department: 2822)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Subsequent separation into plural bodies
C438S459000, C438S692000, C438S959000, C257SE21700, C257SE21230, C257SE21304
Reexamination Certificate
active
07338882
ABSTRACT:
A method of fabricating a nano silicon on insulator (SOI) wafer having an excellent thickness evenness without performing a chemical mechanical polishing (CMP) and a wafer fabricated by the same are provided. The provided method includes preparing a bond wafer and a base wafer, and forming a dielectric on at least on surface of the bond wafer. Thereafter, an impurity ion implantation unit is formed by implanting impurity ions into the bond wafer to a predetermined depth from the surface of the bond wafer at a low voltage. The dielectric of the bond wafer and the base wafer contact each other in order to be bonded. Next, a thermal process of low temperature is performed to cleave the impurity ion implantation unit of the bond wafer. In addition, the cleaved surface of the bond wafer bonded to the base wafer is etched to form a nano scale device region. Here, the cleaved surface may be etched by performing a hydrogen surface process and a wet etching.
REFERENCES:
patent: 5131968 (1992-07-01), Wells et al.
patent: 5966620 (1999-10-01), Sakaguchi et al.
patent: 6214750 (2001-04-01), Liao
patent: 6287941 (2001-09-01), Kang et al.
patent: 6323108 (2001-11-01), Kub et al.
patent: 6524935 (2003-02-01), Canaperi et al.
patent: 6534380 (2003-03-01), Yamauchi et al.
patent: 6537894 (2003-03-01), Skotnicki et al.
patent: 6566233 (2003-05-01), Yokokawa et al.
patent: 2002/0076899 (2002-06-01), Skotnicki et al.
patent: 2002/0117717 (2002-08-01), Hsu et al.
patent: 2005/0164435 (2005-07-01), Park et al.
Lee Gon-sub
Lee Sang-Hee
Park Jea-gun
Graybill David E
Park Jea-Gun
Rothwell Figg Ernst & Manbeck
Siltron Inc.
LandOfFree
Method of fabricating nano SOI wafer and nano SOI wafer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating nano SOI wafer and nano SOI wafer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating nano SOI wafer and nano SOI wafer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2802537