Fishing – trapping – and vermin destroying
Patent
1997-01-27
1997-12-30
Trinh, Michael
Fishing, trapping, and vermin destroying
437 41SW, 437 44, 437 59, 437200, H01L 218238
Patent
active
057029725
ABSTRACT:
A method for improving the source/drain resistance in the fabrication of an integrated circuit device is described. Gate electrodes are formed on the surface of a semiconductor substrate. Lightly doped regions are implanted into the semiconductor substrate using the gate electrodes as a mask. First spacers are formed on the sidewalls of the gate electrodes. Second spacers are formed on the sidewalls of the first spacers. Heavily doped source and drain regions are implanted into the semiconductor substrate using the gate electrodes and first and second spacers as a mask. Thereafter, the second spacers are removed. A titanium layer is deposited by chemical vapor deposition over the substrate whereby titanium silicide is formed overlying the gate electrodes and overlying the source and drain regions and whereby elemental titanium is deposited overlying the first spacers wherein the titanium silicide overlying the source and drain regions improves the source/drain resistance. The elemental titanium is removed. The substrate is annealed to transform all of the silicide into C54-phase TiSi.sub.2 and the fabrication of the integrated circuit device is completed.
REFERENCES:
patent: 4753897 (1988-06-01), Lund et al.
patent: 4855247 (1989-08-01), Ma et al.
patent: 4981810 (1991-01-01), Fazan et al.
patent: 5182222 (1993-01-01), Malhi et al.
patent: 5183770 (1993-02-01), Ayukawa et al.
patent: 5208472 (1993-05-01), Su et al.
patent: 5278100 (1994-01-01), Doan et al.
patent: 5472895 (1995-12-01), Park
patent: 5491099 (1996-02-01), Hsu
patent: 5498555 (1996-03-01), Lin
patent: 5573980 (1996-11-01), Yoo
Hsu Shun-Liang
Shue Shaulin
Tsai Chaochieh
Ackerman Stephen B.
Pike Rosemary L. S.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
Trinh Michael
LandOfFree
Method of fabricating MOSFET devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating MOSFET devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating MOSFET devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-201838