Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1998-07-07
2000-06-06
Fourson, Geonge
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438407, 438480, 438528, H01L 21762
Patent
active
060717637
ABSTRACT:
A method of fabricating layered integrated circuits on a silicon wafer utilizes the buried oxide insulating layer of a SOI structure for isolating junction devices such as diodes, well resistors, N.sup.30 resistors, P.sup.30 resistors, and bipolar junction transistors from MOS transistors. Consequently, junction devices are formed in the semiconductor substrate below the buried oxide insulation layer while the MOS transistors are formed in an epitaxial silicon layer above the buried oxide insulation layer. Furthermore, the MOS transistors located above the epitaxial silicon layer are isolated from each other by trench isolation structures. Since this invention provides a method of fabricating a layered integrated circuit structure whose devices can be stacked on top of each other in separate layers, the degree of integration for each unit area of wafer surface is increased.
REFERENCES:
patent: 4819052 (1989-04-01), Hutter
patent: 4948742 (1990-08-01), Nishimura et al.
patent: 4960726 (1990-10-01), Lechaton et al.
patent: 5196355 (1993-03-01), Wittkower
patent: 5559044 (1996-09-01), Williams et al.
patent: 5597739 (1997-01-01), Sumi et al.
patent: 5602046 (1997-02-01), Calafut et al.
patent: 5614433 (1997-03-01), Mandelman
patent: 5661043 (1997-08-01), Rissman et al.
patent: 5674762 (1997-10-01), See et al.
patent: 5773338 (1998-06-01), Shibib
Fourson Geonge
United Microelectronics Corp.
LandOfFree
Method of fabricating layered integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating layered integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating layered integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2212406