Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-08-03
2008-03-25
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S597000, C438S626000, C438S631000, C438S633000, C257S021000
Reexamination Certificate
active
07348272
ABSTRACT:
A method of fabricating interconnect is described. A first dielectric layer having an opening is formed over a substrate. A metal layer is filled into the opening. A material layer is formed over the first dielectric layer and the metal layer. A surface treatment process is performed to the material layer so as to form a cap layer on the surface of the metal layer. The material layer and a portion of the first dielectric layer are removed. A second dielectric layer is formed over the substrate, and the surface of the second dielectric layer is higher than that of the cap layer. A planarization process is performed at least to remove a portion of the second dielectric layer and a portion of the cap layer so as to expose the top of the opening.
REFERENCES:
patent: 6413854 (2002-07-01), Uzoh et al.
patent: 6541372 (2003-04-01), Wege et al.
patent: 6551924 (2003-04-01), Dalton et al.
patent: 6573606 (2003-06-01), Sambucetti et al.
patent: 6583043 (2003-06-01), Shroff et al.
patent: 6969911 (2005-11-01), Abe
patent: 6992005 (2006-01-01), Ohtsuka et al.
patent: 7199045 (2007-04-01), Liu et al.
patent: 2005/0130407 (2005-06-01), Tu
patent: 2007/0057374 (2007-03-01), McLaughlin et al.
Article titled “Successful Dual Damascene Integration of Extreme Low k Materials(k<2.0)Using a Novel Gap Fill Based Integration Scheme” jointly authored by S. Nitta et al., IEEE Electron Device Letters, pp. 321-324.
Jianq Chyun IP Office
Lebentritt Michael
Roman Angel
United Microelectronics Corp.
LandOfFree
Method of fabricating interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3971131