Method of fabricating integrated circuit structures using replic

Adhesive bonding and miscellaneous chemical manufacture – Delaminating processes adapted for specified product – Delaminating in preparation for post processing recycling step

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29576R, 148187, 156646, 156651, 156653, 156657, 1566591, 357 50, B44C 122, C03C 1500, C03C 2506

Patent

active

045727651

ABSTRACT:
A method of defining narrow regions in an underlying integrated circuit structure includes the steps of depositing a first layer of material 30 having selected etching characteristics on the underlying integrated circuit structure, depositing a second layer of material 32 having etching characteristics different from the first layer 30 on the first layer 30, anisotropically etching the first layer 30 and the second layer 32 from all of the underlying integrated circuit structure 26 except for a desired region having a periphery which includes the narrow region, forming a coating 35 of smoothing material over all of the underlying integrated circuit structure 26 except for the first layer 30, and isotropically etching the first layer 30 to remove it from the surface of the underlying integrated circuit structure 26 to thereby define the narrow region 36. Use of the process to fabricate a compact bipolar transistor structure is also disclosed.

REFERENCES:
patent: 3783047 (1974-01-01), Paffen et al.
patent: 4387145 (1983-01-01), Lehrer et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating integrated circuit structures using replic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating integrated circuit structures using replic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating integrated circuit structures using replic will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1012169

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.