Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2011-04-12
2011-04-12
Landau, Matthew C (Department: 2813)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S015000, C438S021000, C438S051000
Reexamination Certificate
active
07923291
ABSTRACT:
A method of fabricating an electronic device having stacked chips is provided. The method includes forming a plurality of chips arranged in a row direction and at least one chip arranged in a column direction. A molding layer is formed between the chips. Grooves are formed in the molding layer between the chips arranged in the row direction. Conductive interconnections are formed on the substrate having the grooves. The substrate is sawn along an odd- or even-numbered one of the grooves to be separated into a plurality of unit substrates. At least one of the separated unit substrates is folded along an unsawn groove of the grooves.
REFERENCES:
patent: 7541635 (2009-06-01), Torek et al.
patent: 2001/0040793 (2001-11-01), Inaba
patent: 2002/0114143 (2002-08-01), Morrison et al.
patent: 2004/0099938 (2004-05-01), Kang et al.
patent: 2005/0167817 (2005-08-01), Damberg
patent: 2005/0227412 (2005-10-01), Hsuan et al.
patent: 2005/0233496 (2005-10-01), Haba et al.
patent: 2005/0280138 (2005-12-01), Shrivastava et al.
patent: 2006/0209515 (2006-09-01), Moshayedi
patent: 2006/0258044 (2006-11-01), Meyer et al.
patent: 2006/0278962 (2006-12-01), Gibson
patent: 2006/0286717 (2006-12-01), Solberg et al.
patent: 2007/0230154 (2007-10-01), Nakayama
patent: 2008/0009096 (2008-01-01), Hwang
patent: 2008/0122113 (2008-05-01), Corisis et al.
patent: 2009/0016033 (2009-01-01), Chow et al.
patent: 2004-342862 (2004-12-01), None
patent: 10-0660900 (2006-12-01), None
Ahn Eun-Chul
Chung Tae-Gyeong
Kim Nam-Seog
Yu Hae-Jung
Harness & Dickey & Pierce P.L.C.
Landau Matthew C
Mitchell James M
Samsung Electronics Co,. Ltd.
LandOfFree
Method of fabricating electronic device having stacked chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating electronic device having stacked chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating electronic device having stacked chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2703779