Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1998-10-14
2000-04-18
Powell, William
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438738, 438756, H01L 2100
Patent
active
060515074
ABSTRACT:
The invention provides a method of fabricating a capacitor with high capacitance. A substrate having word lines and bit lines is provided, and a dielectric layer is formed to cover the substrate. A contact window is formed in the dielectric layer to expose an active region. A conductive layer is formed to fill the contact window to connect with the active region. An insulating layer is formed on the conductive layer and the insulating layer and the conductive layer are defined. A hemispherical grained-Si (HSG-Si) layer is then formed on the substrate. An etching process is performed on the HSG-Si layer to expose the dielectric layer using a portion of the insulating layer as a mask. The insulating layer is removed. A storage node with a gear toothed profile is then formed.
REFERENCES:
patent: 5464791 (1995-11-01), Hirota
patent: 5928969 (1999-07-01), Li et al.
Jenq J. S. Jason
Wu Der-Yuan
Powell William
United Microelectronics Corp.
LandOfFree
Method of fabricating capacitor with high capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating capacitor with high capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating capacitor with high capacitance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2336131