Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
1999-09-03
2002-02-26
Smith, Matthew S. (Department: 2825)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S238000, C438S253000, C438S396000, C438S762000, C438S775000, C438S783000, C438S787000, C438S791000, C257S308000
Reexamination Certificate
active
06350707
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a method for fabricating a dielectric layer, and more particularly, to a method to fabricating capacitor dielectric layer.
2. Description of the Related Art
The factors to determine a capacitance of a capacitor includes the surface area of the electrode plates, the distance between the electrode plates, and the dielectric constant of the capacitor dielectric layer. Using a dielectric layer with a high dielectric constant can increase the amount of charges storage of a capacitor. However, a dielectric layer with a high dielectric constant also has effects on current leakage speed and breakdown voltage, so that this kind of materials are suitable for use upon application of low operation voltage.
A very common material used in a conventional dynamic random access memory includes a stack of an oxide layer, a nitride layer and another oxide layer. This is the so called ONO structure. The thickness of the middle nitride layer dominates over the overall thickness of the ONO structure. Therefore, the dielectric constant of ONO structure is basically determined by the dielectric constant of the nitride layer. However, the equivalent dielectric constant of the ONO structure is lower than that of a single nitride layer due to the existence of the oxide layers. Typically, in the ONO structure, the first oxide layer is a native oxide layer grown on a bottom electrode, whereas the second oxide layer is to provide a better surface on the nitride layer for the deposition of a top electrode.
The conventional method for forming ONO dielectric layer for a capacitor comprises a series of thermal treatments in different gas environment, so that a variety of furnace may be required. First of all, after the formation of a bottom electrode on a chip, the bottom electrode is in contact with air to form a native oxide layer which is difficult to be removed. The chip is then disposed into a fast thermal processing system with a rapidly raised temperature and an inflow of a mixture of ammonia (NH
3
) and dichlorosilane (SiH
2
Cl
2
). A nitride layer with a required thickness is thus formed on the native oxide layer.
The chip is then shifted into an atmospheric pressure furnace with moisture or wet oxygen. The furnace is heated up to 850 degree Celsius for about 15-30 minutes. An oxide layer is formed with a thickness thinner than that of the nitride layer since it is more difficult to oxidize the nitride surface. An ONO structure is thus formed.
In the above description, rapidly temperature raising furnace and atmospheric pressure furnace are required to form the ONO structure, and while transporting the chip from one furnace to another, contamination is inevitable. Furthermore, since a rapidly temperature raising furnace can contain less amounts of chips compared to the atmospheric pressure furnace, so the throughput is limited.
SUMMARY OF THE INVENTION
In the invention, an in situ process is adapted. That, different gases are infused into an identical reaction furnace at different steps, so that a nitride layer and an oxide layer is formed by a simplified process. Since the low pressure vertical furnace can contain a larger amount of chips compared to the conventional furnace, the throughput can be enhanced. Furthermore, there is a possibility for forming an oxynitride layer between the native oxide layer and the polysilicon bottom electrode. Therefore, the pinholes of the silicon nitride is filled to prevent leakage current and ion penetration.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
REFERENCES:
patent: 5250456 (1993-10-01), Bryant
patent: 5407870 (1995-04-01), Okada et al.
patent: 5663087 (1997-09-01), Yokozawa
patent: 5889301 (1999-03-01), Tseng
patent: 5943569 (1999-08-01), Shih et al.
patent: 5981404 (1999-11-01), Sheng et al.
patent: 6093617 (2000-07-01), Su et al.
patent: 6171978 (2001-01-01), Linn et al.
patent: 6200844 (2001-03-01), Huang
patent: 6235648 (2001-05-01), Mizuhara et al.
Fan Jumn-Min
Liu Tse-Wei
Ting Weichi
Keshaven Belur V
Smith Matthew S.
Thomas Kayden Horstemeyer & Risley
United Microelectronics Corp.
LandOfFree
Method of fabricating capacitor dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating capacitor dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating capacitor dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2983491