Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Diffusing a dopant
Reexamination Certificate
2005-12-29
2009-11-24
Sarkar, Asok K (Department: 2891)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Diffusing a dopant
C257SE21120, C257SE21454, C257SE21691, C438S266000
Reexamination Certificate
active
07622374
ABSTRACT:
Methods of fabricating an integrated circuit, in particular a dynamic random access memory are described. After forming memory cells on a semiconductor substrate a mirror layer is provided, said mirror layer covering the memory cells. Then logic devices are formed adjoining to said memory cells covered by said mirror layer, said forming of said logic devices including activating the dopants in dopant regions by means of a radiation annealing, said radiation being reflected by said mirror layer. After at least partly removing the mirror layer; a wiring of the memory cells and of the logic devices is formed.
REFERENCES:
patent: 4431459 (1984-02-01), Teng
patent: 4918051 (1990-04-01), Mantese
patent: 4983577 (1991-01-01), Mantese
patent: 5094977 (1992-03-01), Yu
patent: 5393685 (1995-02-01), Yoo
patent: 5405804 (1995-04-01), Yabe
patent: 5514877 (1996-05-01), Nakamura et al.
patent: 5773329 (1998-06-01), Kuo
patent: 5814165 (1998-09-01), Tatah
patent: 5953633 (1999-09-01), Chen
patent: 5956603 (1999-09-01), Talwar
patent: 6036770 (2000-03-01), Chandra et al.
patent: 6143241 (2000-11-01), Hajaligol
patent: 6291302 (2001-09-01), Yu
patent: 6355544 (2002-03-01), Essaian et al.
patent: 6365446 (2002-04-01), Chong
patent: 6536237 (2003-03-01), Jung
patent: 6605513 (2003-08-01), Paton
patent: 6607971 (2003-08-01), Moriguchi
patent: 6624489 (2003-09-01), Chong
patent: 6706576 (2004-03-01), Ngo
patent: 6727125 (2004-04-01), Adachi
patent: 6777276 (2004-08-01), Crowder
patent: 6794279 (2004-09-01), Stephen
patent: 6841441 (2005-01-01), Ang
patent: 6897118 (2005-05-01), Poon
patent: 7112846 (2006-09-01), Wolfe et al.
patent: 2002/0068408 (2002-06-01), Paton
patent: 2002/0098689 (2002-07-01), Chong
patent: 2002/0192914 (2002-12-01), Kizilyalli
patent: 2003/0196589 (2003-10-01), Mitani
patent: 2003/0199176 (2003-10-01), Adachi
patent: 2004/0043606 (2004-03-01), Crowder
patent: 2004/0132271 (2004-07-01), Ang
patent: 2004/0180144 (2004-09-01), Nagashima
patent: 2004/0197972 (2004-10-01), Adachi
patent: 2004/0224447 (2004-11-01), Adachi
patent: 2005/0059171 (2005-03-01), Lai
patent: 2005/0101083 (2005-05-01), Ang
patent: 767201 (2000-08-01), None
patent: 5971701 (2001-12-01), None
patent: 2002233412 (2003-07-01), None
patent: 2362302 (2000-08-01), None
patent: 4142466 (1993-06-01), None
patent: 0098343 (1984-01-01), None
patent: 1165276 (2000-08-01), None
patent: 1297563 (2003-04-01), None
patent: 2390224 (2003-12-01), None
patent: 2396481 (2004-06-01), None
patent: 57183024 (1982-11-01), None
patent: 58000133 (1983-01-01), None
patent: 58114435 (1983-07-01), None
patent: 59112617 (1984-06-01), None
patent: 62216320 (1987-09-01), None
patent: 63292619 (1988-11-01), None
patent: 1256114 (1989-10-01), None
patent: 1283917 (1989-11-01), None
patent: 4370925 (1992-12-01), None
patent: 548190 (1993-02-01), None
patent: 5152312 (1993-06-01), None
patent: 9171971 (1997-06-01), None
patent: 1070077 (1998-03-01), None
patent: 1098251 (1998-04-01), None
patent: 10335256 (1998-12-01), None
patent: 2001-185504 (2001-07-01), None
patent: 2002-270536 (2002-09-01), None
patent: 2002-289525 (2002-10-01), None
patent: 2003-51596 (2003-02-01), None
patent: 2003-309080 (2003-10-01), None
patent: 2003-318111 (2003-11-01), None
patent: 2004-311618 (2004-11-01), None
patent: WO-00/13213 (2000-03-01), None
patent: WO-00/47354 (2000-08-01), None
patent: WO-01/91168 (2001-11-01), None
patent: WO-02/47145 (2002-06-01), None
patent: WO-03/060185 (2003-07-01), None
Goldbach Matthias
Holz Jürgen
Infineon - Technologies AG
Patterson & Sheridan L.L.P.
Sarkar Asok K
LandOfFree
Method of fabricating an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4113903