Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1997-12-08
1999-11-09
Wilczewski, Mary
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
H01L 21336
Patent
active
059813172
ABSTRACT:
In the manufacture of a flat panel display or other large-area electronics device, a self-aligned thin-film transistor (TFT) is formed with source and drain silicide parts (31,32) adjacent an insulated gate structure (25,21,22) on a silicon film (20) which provides a transistor body (20a) comprising a channel area (20b) of the transistor. The transistor has its source and drain electrode pattern (11,12) extending under the silicon film (20). The insulated gate structure (25,21,22) is formed as a conductive gate (25) on an insulating film (21,22) which is patterned together with the conductive gate (25). A silicide-forming metal (30) is deposited over the insulated gate structure (25,21,22) and over exposed, adjacent areas (20c and 20d) of the silicon film, and the metal is reacted to form the silicide (31,32) with these adjacent areas of the silicon film. The unreacted metal is removed from the insulated gate structure (25,21,22) by means of a selective etchant to leave the source and drain silicide parts (31 and 32) self-aligned with the conductive gate (25). An electrical connection (n+; 31,32) is formed across the thickness of the silicon film (20) between the source and drain electrode pattern (11,12) and the respective source and drain silicide parts (31 and 32).
REFERENCES:
patent: 4426407 (1984-01-01), Morin et al.
patent: 5130829 (1992-07-01), Shannon
patent: 5252502 (1993-10-01), Havemann
patent: 5300449 (1994-04-01), Okumura
patent: 5396083 (1995-03-01), Kim et al.
patent: 5407837 (1995-04-01), Eklund
patent: 5585647 (1996-12-01), Nakajima et al.
patent: 5698869 (1997-12-01), Yoshimi et al.
patent: 5773329 (1998-06-01), Kuo
patent: 5807770 (1998-09-01), Mineji
patent: 5841173 (1998-11-01), Yamashita
patent: 5904512 (1999-05-01), Chang et al.
"An Ohmic Contact Formation Method for Fabricating a-Si TFT's on Large Size Substrate" by T. Yukawa, et al published in Pro. of the 9th Int'l Display Research Conf., Oct. 16-18, 1989, Kyoto Japan, Japan Display '89, pp. 506-509.
"A Completely Self-Aligned a-Si TFT", M. Akiyama, et al, SID '93 Digest paper 40.2, pp. 887-889.
French Ian D.
Powell Martin J.
U.S. Philips Corporation
Wieghaus Brian J.
Wilczewski Mary
LandOfFree
Method of fabricating a thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1454926