Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Amorphous semiconductor
Reexamination Certificate
2007-06-26
2007-06-26
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Amorphous semiconductor
C438S479000, C438S482000, C438S486000, C438S488000
Reexamination Certificate
active
10906007
ABSTRACT:
A method of fabrication a polysilicon layer is provided. A substrate is provided and then a buffer layer having a plurality of trenches thereon is formed over the substrate. Thereafter, an amorphous silicon layer is formed over the buffer layer. Finally, a laser annealing process is conducted so that the amorphous silicon layer melts and crystallizes into a polysilicon layer starting from the upper reach of the trenches. This invention can be applied to fabricate the polysilicon layer of a low temperature polysilicon thin film transistor liquid crystal display such that the crystals inside the polysilicon layer are uniformly distributed and have a larger average size.
REFERENCES:
patent: 5970367 (1999-10-01), Wanlass
patent: 6410368 (2002-06-01), Kawasaki et al.
patent: 6558989 (2003-05-01), Moon
patent: 6867074 (2005-03-01), Tsao
patent: 6933527 (2005-08-01), Isobe et al.
patent: 2002/0192956 (2002-12-01), Kizilyalli et al.
patent: 2003/0218169 (2003-11-01), Isobe et al.
patent: 2004/0087135 (2004-05-01), Canaperi et al.
patent: 2004/0155352 (2004-08-01), Ma
Au Bac H.
Au Optronics Corporation
Jiang Chyun IP Office
Smith Zandra V.
LandOfFree
Method of fabricating a polysilicon layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a polysilicon layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a polysilicon layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3829015