Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-11-19
2011-12-27
Gaffin, Jeffrey A (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S751000, C714S755000, C714S758000, C714S759000, C714S800000, C714S807000
Reexamination Certificate
active
08086929
ABSTRACT:
A low density parity check (LDPC) coding method, and more particularly, a method of executing LDPC coding using a parity check matrix is disclosed. The present invention comprises providing an information bit stream for channel encoding, and encoding the information bit stream by using a first parity check matrix including at least one row generated by combining at least two rows of a second parity check matrix.
REFERENCES:
patent: 7080293 (2006-07-01), Kim et al.
patent: 7627805 (2009-12-01), Mittelsteadt et al.
patent: 2004/0123229 (2004-06-01), Kim et al.
patent: 2005/0235195 (2005-10-01), Choi et al.
patent: 2007/0038916 (2007-02-01), Mittelsteadt et al.
patent: 2007/0162811 (2007-07-01), Matsumoto
patent: 2009/0228771 (2009-09-01), Shasha
patent: 2009/0259915 (2009-10-01), Livshitz et al.
patent: 2010/0211847 (2010-08-01), Livshitz et al.
Cho Ki Hyoung
Chung Ji Wook
Kang Seung Hyun
Kim Sang Gook
Kim So Yeon
Gaffin Jeffrey A
Lee Hong Degerman Kang & Waimey
LG Electronics Inc.
Merant Guerrier
LandOfFree
Method of executing LDPC coding using parity check matrix does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of executing LDPC coding using parity check matrix, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of executing LDPC coding using parity check matrix will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4310721