Electricity: measuring and testing – Plural – automatically sequential tests
Patent
1985-01-18
1987-12-08
Eisenzopf, Reinhard J.
Electricity: measuring and testing
Plural, automatically sequential tests
324158R, 250311, G01R 3102
Patent
active
047120576
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
The invention relates to a non-destructive method of examining and testing an electric device such as an integrated or printed circuit, or a transducer using the same technologies. Using this method, radiation emitted by the device itself after stimulation is detected by scanning, and electric signals characteristic of the detected radiation are formed. These signals are then compared with reference signals.
A large number of existing micro-electronic devices are made by the integrated circuit technique, basically by lithography, chemical etching (photogravure) and metal-coating of slices or chips of silicon or of compounds III-V and II-VI in the periodic table of the elements. Arrays of photo-detectors are examples of such devices. These examinations can also be applied to single or multiple-layer printed circuits, chips cut from drawn bars of silica or compounds III-V and II-VI in the periodic table of the elements, or to microwave circuits obtained by methods similar to those for integrated-circuit chips.
Numerous efforts have already been devoted to automatic examination for faults in these kinds of electronic devices and transducers. Usually the examination is made by optical detection of radiation in the visible or infrared range, generated or reflected by the device. In U.S. Pat. No. 3,803,413, for example, an excitation signal (either a direct voltage or a modulated or pulse voltage) is applied to a printed circuit, and the infrared radiation emitted by the various circuit components is detected by a scanning mechanism. The radiation density at each point of the circuit is then compared with a reference so as to detect any faults associated with Joule-effect heating of the various metal coatings making up the circuit.
There are also methods using the technique of optical correlation of images by analysing the optical radiation reflected by the surface of the circuit. This applies particularly to European patent specifications Nos. 66321 and 66694.
The first of the aforementioned processes detects faults mainly relating to the dimensions of the components. Processes using reflection of optical radiation can detect faults in the geometry of the circuit or stresses occurring at the surface, e.g. as a result of distortion of the substrate or chip.
On the other hand these inspection processes cannot detect faults in the structure, inter alia at the interfaces between the various layers or faults in the substrate. Such faults are not inevitably shown by abnormal infrared radiation during transit of a given electric signal or by simple reflection or scattering of incident radiation.
It has already been proposed to use a scanning electron microscope (SEM) for forming an image by picking up electrons emitted as a result of electron scanning. This method has a number of disadvantages, particularly for production tests, since the electric devices under test have to be placed in a vacuum chamber and covered with a deposited layer of metal, which means that the process cannot be applied rapidly and systematically to a large production series. This method of irradiation cannot be used for simultaneous electric testing at speeds compatible with manufacturing rates. This kind of examination is described inter alia in U.S. Pat. No. 4,358,732 and French patent specification No. 2 058 756. In the latter document, electric pulse tests are made simultaneously and in synchronism with electron bombardment. This type of test cannot locate structural faults but only gives information about the performance of the tested circuit; it is also slow.
GB patent specification No. 2 069 152 also relates to a method of testing integrated circuits, in which the circuit is supplied with a voltage set to a value slightly higher than the marginal voltage at which faults in the circuit cause voltage deviations at the output when a logic test is applied to it. When a beam of radiation scans the surface, faults are revealed in the characteristic of the resulting photoelectric current and can thus be detected, b
REFERENCES:
patent: 3803413 (1974-04-01), Vanzetti et al.
patent: 3861199 (1975-01-01), Barkhoudarian
patent: 3889053 (1975-01-01), Lloyd et al.
patent: 4184110 (1980-01-01), Hinshaw
patent: 4242635 (1980-12-01), Burns
patent: 4326165 (1982-04-01), Szedon
patent: 4358732 (1982-11-01), Johnston et al.
patent: 4417203 (1983-11-01), Pfeiffer et al.
patent: 4435806 (1984-03-01), Segers et al.
patent: 4577147 (1986-03-01), Frosien et al.
Carroll et al, "Microwave Trapped Plasma Devices Observed on a 356 HZ Sampling Oscilloscope", 9/20/79.
"Thermal Mapping of Transistors with a Laser Scanner", Sawyer et al, 11/76.
"Monolithic HgCdTe Charge Transfer Device Infrared Imaging Arrays", Chapman et al, 1/80.
Electronics, vol. 54, No. 14, Jul. 14, 1981, (Armonk, U.S.) L. Lowe "Lasers Automate PC-Board Inspection", pp. 96, 98 and 100, see Figure p. 96.
Microelectronics Journal, vol. 11, Mar./Apr. 1980, (Luton, GB) Ch. E. Jowett "Surface Analytical Techniques Applied to Electronic Components", pp. 35-40, see paragraph 5, Secondary Ion Mass Spectrometry, p. 37.
Battelle (Memorial Institute)
Burns W.
Eisenzopf Reinhard J.
LandOfFree
Method of examining and testing an electric device such as an in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of examining and testing an electric device such as an in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of examining and testing an electric device such as an in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-23760