Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-03-04
2008-03-04
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000, C703S015000
Reexamination Certificate
active
10881195
ABSTRACT:
A technique to verify, evaluate, and estimate the performance of an integrated circuit is embodied in a computer software program that is executable by a computer system. When simulating performance, scalars for transient performance are determined for strongly couple components. The technique accurately estimates of the performance (e.g., transient delays) of an integrated circuit, and has fast execution times. The technique is applicable to small circuits having relatively few transistors, and especially well suited for integrated circuits having millions of transistors and components. The technique handles the effects of deep-submicron integrated circuit technology.
REFERENCES:
patent: 5305229 (1994-04-01), Dhar
patent: 5331568 (1994-07-01), Pixley
patent: 5416721 (1995-05-01), Nishiyama et al.
patent: 5440720 (1995-08-01), Baisuck et al.
patent: 5533148 (1996-07-01), Sayah et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5553008 (1996-09-01), Huang et al.
patent: 5633813 (1997-05-01), Srinivasan
patent: 5640328 (1997-06-01), Lam
patent: 5694052 (1997-12-01), Sawai et al.
patent: 5757655 (1998-05-01), Shih et al.
patent: 6058256 (2000-05-01), Mellen et al.
patent: 6077304 (2000-06-01), Kasuya
patent: 6110217 (2000-08-01), Kazmierski et al.
patent: 6138266 (2000-10-01), Ganesan et al.
patent: 6175948 (2001-01-01), Miller et al.
patent: 6249898 (2001-06-01), Koh et al.
patent: 6463574 (2002-10-01), Culetu et al.
patent: 6480816 (2002-11-01), Dhar
patent: 6480817 (2002-11-01), Peters et al.
patent: 6564357 (2003-05-01), Kay et al.
patent: 6574760 (2003-06-01), Mydill
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 6601220 (2003-07-01), Allen et al.
patent: 6832182 (2004-12-01), Wilson
Sakallah et al., “SAMSON2: An Event Driven VLSI Circuit Simulator”, Oct. 1985 , Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 4, Issue 4, pp. 668-684.
Devgan et al., “Transient simulation of integrated circuits in the charge-voltage plane”, Nov. 1996 , Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on vol. 15, Issue 11, pp. 1379-1390 □ □.
Wen et al., “Robust VLSI circuit simulation techniques based on overlapped waveform relaxation”, Apr. 1995, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 14, Issue 4, pp. 510-518.
Nakhla et al., “Simulation of coupled interconnects using waveform relaxation and transverse partitioning”, Oct. 25-27, 2004, Electrical Performance of Electronic Packaging, 2004. IEEE 13th Topical Meeting on, pp. 25-28.
Simic et al., “Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning”, Sep. 20-24, 1993, Design Automation Conference, 1993, with EURO-VHDL '93. Proceedings EURO-DAC '93. European, pp. 96-101.
NN9007270, “Waveform relaxation sub-circuit scheduling that balances parallel processor workload”, Jul. 1990, IBM Technical disclosure bulletin, vol. 33, issue No. 2, p. 270-271.
Dharchoudhury et al., “Analytical fast timing simulation of MOS circuits driving RC interconnects”, Jan. 4-7, 1997, VLSI Design, Proceedings., Tenth International Conference on, pp. 111-116.
Dartu et al., “Performance computation for precharacterized CMOS gates with RC loads”, May 1996, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 15, Issue 5, pp. 544-553.
Bisdounis et al., “Switching response modeling of the CMOS inverter for sub-micron devices”, Feb. 23-26, 1998, Design, Automation and Test in Europe, Proceedings, pp. 729-735.
Simic et al.,, Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning, Sep. 20-24, 1993, Design Automation Conference, 1993, with EURO-VHDL, Proceedings EURO-DAC '93. European, pp. 96-101.
Shih et al., “ILLIADS: a fast timing and reliability simulator for digital MOS circuits”, Sep. 1993, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 12, Issue 9, pp. 1387-1402.
NB8406708, “ADAPTIVE Waveform Relaxation Algorithm”, IBM Technical Disclosure Bulletin, Jun. 1984, vol. 27, Issue No. 1B, p. 708-709.
Appenzeller, David P. et al., “Formal Verification of a PowerPC™ Microprocessor,” Report RC (19971), IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, Mar. 1995, pp. 1-6.
Bryant, R.E., “Algorithmic Aspects of Symbolic Switch Network Analysis,” IEEE Trans. Computer-Aided Design, vol. CAD-6, No. 4, Jul. 1987, pp. 618-633.
Bryant, R.E. et al., “Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis,” 1991 IEEE (CH306-2/91/0000/0350/$01.00), pp. 350-353.
Bryant, R.E., “Graph-Based Algorithms for Boolean Function Manipulation,” IEEE Trans. Comput., vol. C-35, Aug. 1986, pp. 677-691.
Ohlrich, Miles et al., “SubGemini: Identifying SubCircuits Using a Fast Subgraph Isomorphism Algorithm,” 30thACM/IEEE Design Automation Conference, Jan. 1993 (ACM 0-89791-577-1/93/0006-0031 1.50), pp. 31-37.
Shepard, Kenneth et al., “Noise in Deep Submicron Digital Design,” ICCAD '96, 1063-6757/96, 1996 IEEE, 8 pages.
Chaudhri Haroon
Srinivasan Arvind
Aka Chan LLP
Magma Design Automation Inc.
Rossoshek Helen
Whitmore Stacy A
LandOfFree
Method of estimating performance of integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of estimating performance of integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of estimating performance of integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3911057