Method of erasure for a non-volatile semiconductor memory device

Static information storage and retrieval – Read/write circuit – Erase

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365185, G11C 1140

Patent

active

053273850

ABSTRACT:
The invention provides a method of erasure for a non-volatile semiconductor memory device having a floating gate. For a first time interval, a voltage having one polarity is applied to a control gate of said memory device under a bias application between source and drain regions so as to accomplish an erasure by a tunneling of electrons from said floating gate through a tunneling oxide film. For a second time interval after said first time interval, a voltage having an opposite polarity to said one polarity is applied to said control gate of said memory device without bias application between said source and drain regions so as to accomplish a convergence of a threshold voltage into a voltage level by a tunneling of electrons from a channel region of said memory device to said floating gate through said tunneling oxide film.

REFERENCES:
patent: 5233562 (1993-08-01), Ong et al.
"A self-convergence Erasing Scheme For A Simple Stacked Gate Flash EEPROM", IEEE, By S. Yamada et al., pp. 307-310.
"Drain-disturb characteristic of an erased Flash EEPROM cell", 10a-SF-22, By S. Yamada et al., English translation.
"A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM", 28p-ZM-14, By T. Suzuki et al., English translation.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of erasure for a non-volatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of erasure for a non-volatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of erasure for a non-volatile semiconductor memory device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-801540

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.