Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1996-07-19
1999-08-31
Breneman, R. Bruce
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
216 60, 216 85, B44C 122
Patent
active
059453494
ABSTRACT:
A method of enabling analysis of defects of a semiconductor with three dimensions includes the steps of: coating a photoresist film on the passivation layer except a predetermined portion of the passivation layer including a portion where the defects exist; coating a vinyl film on the photoresist film and on the side of the wafer; removing the passivation layer on the second metal interconnect; and removing an insulating layer formed between two metal interconnects using a selective wet etching. The defects existing in the metal interconnects remaining after etching of the passivation layer and insulating layer are thereby observable, e.g., with a scanning electron microscope or equivalent, the wafer being set on a holder of the scanning electron microscope and being changed in tilt and rotational angles whereby the analysis is enabled.
REFERENCES:
patent: 4836883 (1989-06-01), Hatcher, Jr.
patent: 5131752 (1992-07-01), Yu et al.
patent: 5191213 (1993-03-01), Ahmed et al.
patent: 5214283 (1993-05-01), Le
patent: 5480812 (1996-01-01), Salisbury
patent: 5498871 (1996-03-01), Koo et al.
patent: 5601732 (1997-02-01), Yoshida
Alankeo Anita
Breneman R. Bruce
Hyundai Electronics Industries Co,. Ltd.
LandOfFree
Method of enabling analysis of defects of semiconductor device w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of enabling analysis of defects of semiconductor device w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of enabling analysis of defects of semiconductor device w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2426416