Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-03-20
2007-03-20
Everhart, Caridad M. (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S638000, C257SE21579
Reexamination Certificate
active
10903711
ABSTRACT:
A dual damascene process employs a via fill material (38) with an etch rate that is within 60% of an etch rate that an underlying dielectric layer (34) etches for a given dielectric etch chemistry in which a trench (48) and via (50) are being formed. In one embodiment, an organic via fill material plug (40) is employed in conjunction with a bottom anti-reflective coating (BARC) material layer (42). Both the organic via fill material plug (40) and the BARC material layer (42) are selected to have a material with an etch rate that within 60% of an etch rate that an underlying dielectric layer (34) etches for a given dielectric etch chemistry in which the trench (48) and via (50) are formed.
REFERENCES:
patent: 6410426 (2002-06-01), Xing et al.
patent: 6429105 (2002-08-01), Kunikiyo
patent: 6548705 (2003-04-01), Bishop et al.
patent: 6576550 (2003-06-01), Brase et al.
patent: 6589881 (2003-07-01), Huang et al.
patent: 6617257 (2003-09-01), Ni et al.
patent: 6642153 (2003-11-01), Chang et al.
patent: 6660630 (2003-12-01), Chang et al.
patent: 6680252 (2004-01-01), Chen et al.
patent: 6723636 (2004-04-01), Russell et al.
patent: 6855629 (2005-02-01), Kim et al.
patent: 2003/0137055 (2003-07-01), Trivedi
patent: 2004/0038540 (2004-02-01), Li et al.
patent: 2004/0067441 (2004-04-01), Shao et al.
patent: 2005/0003656 (2005-01-01), Chung
patent: 2005/0191840 (2005-09-01), Ho et al.
Hong Qi-Zhong
Zhijian Lu
Brady III W. James
Everhart Caridad M.
Garner Jacqueline J.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method of eliminating etch ridges in a dual damascene process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of eliminating etch ridges in a dual damascene process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of eliminating etch ridges in a dual damascene process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3740812