Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-02-26
1998-08-04
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438669, 438778, 438763, 438780, H01L 2144
Patent
active
057893195
ABSTRACT:
A semiconductor device and method having a low-permittivity material between closely-spaced leads in order to decrease unwanted capacitance, while having a more structurally strong dielectric between widely-spaced leads where capacitance is not as critical. A metal layer 14 is deposited on a substrate 12 of a semiconductor wafer 10, where the metal layer 14 has a first region 15 and a second region 17. An insulating layer 39 is deposited on the metal layer, and the insulating layer 39 is patterned with a conductor pattern of widely-spaced leads and closely-spaced leads. Widely-spaced leads 16 are formed in the first region 15 of the metal layer 14. At least adjacent portions of closely-spaced leads 18 are formed in the second region 17 of the metal layer 14. A low-permittivity material 34 is deposited between adjacent portions of the closely-spaced leads 18. A structural dielectric layer 26 is deposited between at least the widely-spaced leads. The low-permittivity material 34 is a material with a dielectric constant of less than 3. An advantage of the invention includes improved structural strength by placing structurally weak low-permittivity material only where needed, in areas having closely-spaced leads.
REFERENCES:
patent: 4584079 (1986-04-01), Lee et al.
patent: 4986878 (1991-01-01), Malazgirt et al.
patent: 5004704 (1991-04-01), Maeda et al.
patent: 5077234 (1991-12-01), Scoopo et al.
patent: 5166101 (1992-11-01), Lee et al.
patent: 5272117 (1993-12-01), Roth et al.
patent: 5278103 (1994-01-01), Mallon et al.
patent: 5324683 (1994-06-01), Fitch et al.
patent: 5356513 (1994-10-01), Burke et al.
Havemann Robert H.
Stoltz Richard A.
Bowers Jr. Charles L.
Brady III W. James
Donaldson Richard L.
Gurley Lynne A.
Houston Kay
LandOfFree
Method of dual masking for selective gap fill of submicron inter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of dual masking for selective gap fill of submicron inter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of dual masking for selective gap fill of submicron inter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1176754