Semiconductor device manufacturing: process – With measuring or testing – Electrical characteristic sensed
Reexamination Certificate
2002-08-19
2004-11-16
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
C438S257000, C438S264000, C257S314000
Reexamination Certificate
active
06818462
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATION(S)
This application is also related to the following commonly assigned applications (serial numbers to be assigned) entitled:
(1) “Method of Determining the Active Region Width between Shallow Trench Isolation Structures Using a Tunneling Current Measurement Technique for Fabricating a Flash Memory Semiconductor Device and a Device thereby Fabricated,”;
(2) “Method of Determining the Active Region Width between Shallow Trench Isolation Structures Using a Gate Current Measurement Technique for Fabricating a Flash Memory Semiconductor Device and a Device thereby Fabricated,”; and
(3) “Method of Determining the Active Region Width between Shallow Trench Isolation Structures Using an Overdrive Current Measurement Technique for Fabricating a Flash Memory Semiconductor Device by and a Device thereby Fabricated,”.
TECHNICAL FIELD
The present invention relates to the fabrication of semiconductor devices. In particular, the present invention relates to the fabrication of flash memory semiconductor devices. With still greater particularity, the present invention relates to testing procedures, used during semiconductor device fabrication, for determining the width of the active region disposed between shallow trench isolation structures which isolate circuit elements in flash memory arrays.
BACKGROUND ART
Flash memory devices are used in wide array of electronic devices, such as computers, digital cameras, and personal digital assistants. In all such applications, increasing memory capacity and reducing electrical consumption are desirable. The primary related art method for increasing capacity and decreasing power requirements has been to make each succeeding generation of devices smaller. The current technology involves geometries of less than 0.25-&mgr;m. As the circuit elements become smaller, problems arise relating to interference between different elements.
The former generation of flash memory used local oxidation of silicon (LOCOS) technology to isolate circuit elements. LOCOS has been replaced in the current generation by shallow trench isolation (STI) technology to isolate circuit elements. In STI technology, STI structures are typically formed between circuit elements which are commonly referred to as metal oxide semiconductor field effect transistors (MOSFETs). MOSFETs include a source region and a drain region of doped semiconductor material, between which current traverses. This current is controlled by a gate which is insulated from the source and drain regions by a thin layer of insulating material, such as a tunnel oxide. As is conventional, multiple gate layers are insulated from each other by insulating layers. A “foating” gate is produced which controls the signal and functions according to the principle of quantum tunneling. In STI technology, the source, drain, and floating gate are formed between the shallow trench isolation structures formed by etching into the substrate of semiconductor materials, such as silicon, germanium, or gallium arsenide, thereby forming trenches, and, thereafter, by filling the trenches with an insulating material. A thin layer of an insulating material, such as silicon oxide or silicon dioxide (e.g., SiO, SiO
2
, respectively), is formed over the active region between trenches, the insulating material to later form a tunnel oxide layer. The floating gate is formed from a semiconducting material (e.g., a polycrystalline silicon) on this insulating material. In operation, a small charge on this floating gate can control the current flow between the source region and the drain region. The active region width, sometimes also referred to as “real overlap” width, is the distance between two shallow trench isolation structures.
A problem has arisen in STI technology where opposing end portions of a tunnel oxide layer, which are respectively disposed adjacent the opposing upper corners of the shallow trench isolation structures, are being thinned. This thinning of the opposing end portions is difficult to measure and to quantify. While the presence of thinning opposing end portions may be made by monitoring the Fowler-Nordheim (F-N) tunneling current, such a measurement, in and of itself, is merely qualitative and provides no measure of, nor any other information regarding, the active region comprising a floating gate and source/drain regions.
This active region width, affected by the thinning opposing end portions, has a large and notable impact on the programming current distribution and the core gain. Thus, a need exists for a method of accurately determining the width of the active region between shallow trench isolation structures for fabricating a flash memory semiconductor device and a device thereby formed.
DISCLOSURE OF THE INVENTION
Accordingly, the present invention provides a solution to the foregoing related art problems in a method of accurately determining the width of the active region between shallow trench isolation structures using a capacitive-voltage (C-V) measurement technique for fabricating a flash memory semiconductor device by and a device thereby formed. The present device comprises at least one composite capacitor structure having a plurality of capacitor elements (e.g., a MOS capacitor element). The present method measures the respective capacitance of each at least one composite capacitor structure, where each at least one composite capacitor structure has an identical active region length (i.e., equal source/drain lengths) but also has a distinct active region width and a distinct predetermined width. The respective capacitance value of each at least one composite capacitor structure facilitates determining the active region widths for various MOS capacitor elements by using the C-V measurement techniques. Since the respective measured capacitance values correspond to the various active regions where tunnel oxide thinning occurs, the corresponding active region widths can be determined.
The present invention is advantageous in that the present method provides crucial information for fabricating flash memory semiconductor devices, because the channel width, corresponding to the active region width, affects the following parameters: the programming current, the programmed voltage threshold, the threshold voltage distribution, as well as the core gain. These parameters, in combination, substantially influence the construction of flash memory semiconductor devices and their associated technology.
REFERENCES:
patent: 6559008 (2003-05-01), Rabkin et al.
Wang Zhigang
Yang Nian
Yang Tien-Chun
Advanced Micro Devices , Inc.
Elms Richard
Farjami & Farjami LLP
Smith Brad
LandOfFree
METHOD OF DETERMINING THE ACTIVE REGION WIDTH BETWEEN... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with METHOD OF DETERMINING THE ACTIVE REGION WIDTH BETWEEN..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and METHOD OF DETERMINING THE ACTIVE REGION WIDTH BETWEEN... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3323441