Method of designing semiconductor integrated circuit with...

Details Method of designing semiconductor integrated circuit with... Method of designing semiconductor integrated circuit with...

2006-04-18

2006-04-18

Whitmore, Stacy A. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07032207

ABSTRACT:
A semiconductor integrated circuit includes a block having a first border edge on which an external connection terminal is provided and a second border edge on which no external connection terminal is provided, a wiring prohibited area which extends a first distance from the first border edge and in which no wiring line running parallel to the first border edge exists, and a shielding line which is at a second distance from the second border edge and runs parallel to the second border edge.

REFERENCES:
patent: 5699289 (1997-12-01), Takenaka
patent: 6536027 (2003-03-01), Grinchuk et al.
patent: 6703706 (2004-03-01), Audet et al.
patent: 6779167 (2004-08-01), Igarashi et al.
patent: 6851100 (2005-02-01), You et al.
patent: 2002-024310 (2002-01-01), None
patent: 2002-270775 (2002-09-01), None

Affiliated with

Also associated with

Rating

Method of designing semiconductor integrated circuit with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of designing semiconductor integrated circuit with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing semiconductor integrated circuit with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3571421