Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-06-28
2009-06-02
Louie, Wai-Sing (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE27013
Reexamination Certificate
active
07541647
ABSTRACT:
In a semiconductor integrated circuit device and a method of designing the same, design information about circuit cells each having a desired function are described as objects according to selected purposes. The pieces of design information are registered in a cell library as cell information capable of forming any of substrate potential fixed cells and substrate potential variable cells. Further, a data sheet common to the substrate potential fixed cell and the substrate potential variable cell is offered to a user, so that the user is able to make a selection according to the user's purposes. The substrate potential fixed cells and the substrate potential variable cells are mixed together on a semiconductor chip so as to be properly used according to the functions or the like of circuit portions in which the cells are used.
REFERENCES:
patent: 4851364 (1989-07-01), Yatsuda et al.
patent: 5105252 (1992-04-01), Kim
patent: 5239197 (1993-08-01), Yamamoto
patent: 5311048 (1994-05-01), Takahashi
patent: 5376839 (1994-12-01), Horiguchi
patent: 5434436 (1995-07-01), Taniguchi
patent: 5461338 (1995-10-01), Hirayama et al.
patent: 5536955 (1996-07-01), Ali
patent: 5610533 (1997-03-01), Arimoto et al.
patent: 5619420 (1997-04-01), Breid
patent: 5663662 (1997-09-01), Kurosawa
patent: 5703522 (1997-12-01), Arimoto et al.
patent: 5763907 (1998-06-01), Dallavalle et al.
patent: 5801407 (1998-09-01), Yamada
patent: 5854561 (1998-12-01), Arimoto et al.
patent: 5898595 (1999-04-01), Bair et al.
patent: 6055655 (2000-04-01), Momohara
patent: 6232793 (2001-05-01), Arimoto et al.
patent: 6462978 (2002-10-01), Shibata et al.
patent: 2269049 (1994-01-01), None
patent: 55-135837 (1980-10-01), None
patent: 60-130138 (1985-04-01), None
patent: 63-090847 (1988-04-01), None
patent: 05-108194 (1993-04-01), None
patent: 06-21443 (1994-01-01), None
patent: 60-085200 (1994-03-01), None
patent: 6-120439 (1994-04-01), None
patent: 06-188312 (1994-07-01), None
patent: 6-334010 (1994-12-01), None
patent: 07-007081 (1995-01-01), None
patent: 7-235608 (1995-09-01), None
patent: 08-171183 (1996-01-01), None
patent: 60-017183 (1996-01-01), None
patent: 09-36246 (1997-02-01), None
patent: 09-081625 (1997-03-01), None
patent: WO 97/21247 (1997-06-01), None
Kuroda et al., “A High-Speed Low-Power 0.3 μm CMOS Gate Array With Variable Threshold Voltage (VT) Scheme”, IEEE 1996 Custom Integrated Circuits Conference.
Shibata Ryuji
Shimada Shigeru
Antonelli, Terry Stout & Kraus, LLP.
Jahan Bilkis
Louie Wai-Sing
Renesas Technology Corp.
LandOfFree
Method of designing semiconductor integrated circuit device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of designing semiconductor integrated circuit device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing semiconductor integrated circuit device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4123317