Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-13
2006-06-13
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07062728
ABSTRACT:
An algorithm C description describing an algorithm of computation or control of a logic circuit in a C language is split into a plurality of states in units of processing, and the execution order of the split processing is described as state transition, to generate a functional C description with a control description embedded therein. A clock description as the conception of time is inserted in the functional C description, to be converted into a RT level C description. The RT level C description is converted into a RT level description in HDL with an existing conversion tool.
REFERENCES:
patent: 6167363 (2000-12-01), Stapleton
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6701501 (2004-03-01), Waters et al.
patent: 2002/0143511 (2002-10-01), Iwamasa
patent: 2003/0135833 (2003-07-01), Tojima et al.
patent: 2003/0135834 (2003-07-01), Tojima et al.
patent: 2001-109788 (2001-04-01), None
D. Soderman et al., Implementing C Algorithms in Reconfigurable Hardware Using C2Verilog, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, pp. 339-342, Apr. 1998.
D. Soderman et al., Implementing C Designs in Hardware: A Full-featured ANSI C to RTL Verilog Compiler in Action, 1998 Internation Verilog HDL Conference and VHDL Internation Users Forum, pp. 22-39, Mar. 1998.
D. Soderman and Y. Panchul, Implementing C Designs in Hardware: A Full Featured ANSI C to RTL Verilog Compiler in Action, Proceedings of Verilog HDL Conference and VHDL International Users Forum, pp. 22-29, Mar. 1998.
S. Jolly et al., Automated Equivalence Checking of Switch Level Circuits, Proceedings of the 2002 Design Automation Conference, pp. 299-304, Jun. 2002.
D. Verkest et al., System Level Design Using C++, Proceedings of the 2000 Design, Automation and Test in Europe Conference, pp. 74-81, Mar. 2000.
A. Jones et al., PACT HDL: A C Compiler Targeting ASICs and FPGAs with Power and Performance Optimizations, Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp. 188-197, Oct. 2002.
G. Economakos et al., Behavioral Synthesis with SystemC, Proceedings of Design, Automation and Test in Europe, pp. 21-25, Mar. 2001.
W. Mueller et al., The Formal Execution Semantics of SpecC, 15thInternational Symposium on System Synthesis, pp. 150-155, Oct. 2002.
M. Fujita et al., THe Standard SpecC Language, The 14thInternation Symposium on System Synthesis, pp. 81-86, Oct. 2001.
McDermott Will & Emery LLP
Thompson A. M.
LandOfFree
Method of designing a logic circuit utilizing an algorithm... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of designing a logic circuit utilizing an algorithm..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing a logic circuit utilizing an algorithm... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3628094