Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-10-19
2010-10-12
Phu, Phuong (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S346000, C375S373000, C375S375000, C326S046000
Reexamination Certificate
active
07813462
ABSTRACT:
A novel method and apparatus for defining process variation in a digital RF processor (DRP). The invention is well suited for use in highly integrated system on a chip (SoC) radio solutions that incorporate a very large amount of digital logic circuitry. The method and apparatus provide direct measurement of fabrication process variation in circuits without requiring any additional test equipment by utilizing a time to digital converter (TDC) circuit already present in the chip. The TDC circuit relies on the time delay in an inverter chain to sample a high speed CKV clock using a slow FREF clock. Calculation of inverse time provides a direct correlation for fabrication process variation in each die.
REFERENCES:
patent: 6593773 (2003-07-01), Staszewski et al.
patent: 2002/0191727 (2002-12-01), Staszewski et al.
patent: 2003/0133522 (2003-07-01), Staszewski et al.
patent: 2006/0033582 (2006-02-01), Staszewski et al.
patent: 2006/0038710 (2006-02-01), Staszewski et al.
R. B. Staszewski et al., “All-Digitial PLL and GSM/EDGE Transmitter in 90nm CMOS,” IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 316-217, 600.
R. B. Staszewski et al., “A Digitally Controlled Oscillator in a 90 nm Digital CMOS Process for Mobile Phones,” IEEE Journal of Solid-State Circuits, vol. 40, No. 11, Nov. 2005, pp. 2203-2211.
R. B. Staszewski et al., “All-Digital PLL and Transmitter for Mobile Phones,” IEEE Journal of Solid-State Circuits, vol. 40, No. 12, Dec. 2005, pp. 2469-2482.
C. H. Hung et al., “A Digitally Controlled Oscillator System for SAW-Less Transmitters in Cellular Handsets,” IEEE Journal of Solid-State Circuits, vol. 41, No. 5, May 2006, pp. 1160-1170.
K. Muhammad et al., “The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process,” IEEE Journal of Solid-State Circuits, vol. 41, No. 8, Aug. 2006, pp. 1772-1783.
Y. C. Ho et al. “Charge-Domain Signal Processing of Direct RF Sampling Mixer with Discrete-Time FIlters in Bluetooth and GSM Receivers,” EURASIP Journal on Wireless Communications and Networking, vol. 2006, Article 62905, pp. 1-14.
M. Nakai et al., “Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor,” IEEE Journal of Solid-State Circuits, vol. 40, No. 18, Jan. 2006, pp. 28-35.
de Obaldia Elida Isabel
Leipold Dirk
Staszewski Robert B.
Brady III Wade J.
Phu Phuong
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method of defining semiconductor fabrication process... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of defining semiconductor fabrication process..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of defining semiconductor fabrication process... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4180107