Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-07-24
2007-07-24
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S049000, C714S054000
Reexamination Certificate
active
10808285
ABSTRACT:
An error rate select circuit activated in an information sustaining mode is provided, wherein a plurality of pieces of data are read from a dynamic memory circuit and inspection bits which are used to detect an error existing in the pieces of data are generated. If no error is detected, a first predetermined value is added to a total value. If an error is detected, a second predetermined value greater than the first predetermined value is subtracted from the total value. If the total value exceeds a first set value, a refresh period is lengthened by a predetermined time increment. If the total value becomes smaller than a second set value, the refresh period is shortened by the predetermined time increment.
REFERENCES:
patent: 4758992 (1988-07-01), Taguchi
patent: 4794597 (1988-12-01), Ooba et al.
patent: 5828583 (1998-10-01), Bush et al.
patent: 6003151 (1999-12-01), Chuang
patent: 6006016 (1999-12-01), Faigon et al.
patent: 6065146 (2000-05-01), Bosshart
patent: 6236602 (2001-05-01), Patti
patent: 6560725 (2003-05-01), Longwell et al.
patent: 6647517 (2003-11-01), Dickey et al.
patent: 07-262794 (1995-10-01), None
patent: 11-007760 (1999-01-01), None
patent: 11-213659 (1999-08-01), None
Mano, T.; Yamada, J.; Inoue, J.; Nakajima, S.; Circuit Techniques For A VLSI Memory, IEEE Journal of Solid-State Circuits, vol. 18 Issue: 5, Oct. 1983, pp. 463-470.
Ito Yutaka
Kato Hideaki
Muranaka Masaya
Baderman Scott
Bonura Tim
Elpida Memory Inc.
Miles & Stockbridge PC
LandOfFree
Method of deciding error rate and semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of deciding error rate and semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of deciding error rate and semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733407