Method of checking the operability of a processor

Details Method of checking the operability of a processor Method of checking the operability of a processor

1998-08-20

2000-12-05

Iqbal, Nadeem

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

3642283, G06F 1100

Patent

active

06158021&

ABSTRACT:
The proper functionality of a first processor is checked with a second processor. The second processor thereby provides the first processor with a start value and a computation rule. The first processor carries out the specified computation rule using the predetermined start value, and returns a result to the second processor. The second processor checks the result against a stored comparison result. The computation rule is defined such that the basic instructions which are used for programming the first processor are checked.

REFERENCES:
patent: 4456952 (1984-06-01), Mohrman et al.
patent: 4460999 (1984-07-01), Schmidt
patent: 4758948 (1988-07-01), May et al.
patent: 5043984 (1991-08-01), Tomisawa et al.
patent: 5136595 (1992-08-01), Kimura
patent: 5406504 (1995-04-01), Denisco et al.
patent: 5410685 (1995-04-01), Banda et al.
patent: 5557558 (1996-09-01), Daito
patent: 5581739 (1996-12-01), FitzPatrick
patent: 5623497 (1997-04-01), Shimawaki et al.
patent: 5657330 (1997-08-01), Matsumoto
patent: 5732209 (1998-03-01), Vigil et al.
patent: 5805797 (1998-09-01), Sato et al.
patent: 5948111 (1999-09-01), Taylor et al.
"Mikroprozessor Selbsttest" (Microprocessor selt test), B. Ebel, Elektronische Rechenanlagen, 1978, vol. 20, No. 4, pp. 186-194.
"Topological Analysis of Packet Networks", Vikram Sasenka, IEEE Journal on Selected Areas in Communications, vol. 7, No. 8, Oct. 8, 1989.
"Establishing Virtual Circuits in Large Computer Networks", Alan Baratz et al., Elsevier Science Publishers B.V. (North-Holland), pp. 27-37.
"A New HAD Algorithm for Optimal Routing of Hierarchically Structured Data Networks", Garng Huang et al., IEEE, 1995, pp. 594-601.
"Topology Aggregation for Hierarchical Routing in ATM Networks", Whay Lee, Computer Communication Review, pp. 82-91.

Affiliated with

Also associated with

Rating

Method of checking the operability of a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of checking the operability of a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of checking the operability of a processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-971001