Computer graphics processing and selective visual display system – Computer graphics display memory system – Addressing
Reexamination Certificate
2005-03-29
2005-03-29
Tung, Kee M. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Addressing
C345S560000, C711S202000, C718S100000
Reexamination Certificate
active
06873334
ABSTRACT:
A method of buffer management and task scheduling for two-dimensional data transforming is described. The method includes the steps of reading out old data in a block-by-block pattern and immediately writing in new data in a line-by-line pattern in a buffer using a first mapping scheme. And reading out a following old data in a block-by-block pattern and immediately writing in a following new data in a line-by-line pattern in the buffer using a second mapping scheme. The first and second mapping schemes are interleaved to guarantee output sequences while the buffer is kept full all the time. The buffer thus is maximized, the output flow is continuous and the process loading is smoothed out without loading bursts.
REFERENCES:
patent: 5572695 (1996-11-01), Andrews et al.
patent: 5771048 (1998-06-01), Nankou et al.
patent: 5781242 (1998-07-01), Kondo et al.
patent: 5920343 (1999-07-01), Watanabe et al.
patent: 5982936 (1999-11-01), Tucker et al.
J.C. Patents
Tung Kee M.
Vanguard International Semiconductor Corp.
LandOfFree
Method of buffer management and task scheduling for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of buffer management and task scheduling for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of buffer management and task scheduling for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3418532