Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1993-08-03
1997-09-02
Harvey, Jack B.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711113, 711207, 711159, 711160, 711119, 711122, 711123, 711203, 711205, 711206, 711 3, 711133, 395825, 395826, 395853, 395872, 395500, H01J 300
Patent
active
056642172
ABSTRACT:
A method of caching I/O requests permits caching in the MVS environment independent of the access method protocol used to initiate an I/O request (e.g., QSAM, VSAM, Media Manager). In addition, objects can be user-prioritized for residence in the cache.
REFERENCES:
patent: 4084230 (1978-04-01), Matick
patent: 4476526 (1984-10-01), Dodd
patent: 5210865 (1993-05-01), Davis et al.
patent: 5226143 (1993-07-01), Baird et al.
patent: 5396614 (1995-03-01), Khalidi et al.
patent: 5493668 (1996-02-01), Elko et al.
patent: 5513336 (1996-04-01), Vishlizky et al.
Cunningham William Russell
Perry Michael Laurie
BMC Software Inc.
Harvey Jack B.
Phan Raymond N.
LandOfFree
Method of avoiding physical I/O via caching with prioritized LRU does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of avoiding physical I/O via caching with prioritized LRU, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of avoiding physical I/O via caching with prioritized LRU will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-317408