Method of asynchronous memory access

Details Method of asynchronous memory access Method of asynchronous memory access

1999-03-18

2000-10-31

Bragdon, Reginald G.

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

711105, 711167, 711168, 36518904, 36523002, 36523006, G06F 1200

Patent

active

061417211

ABSTRACT:
A method of asynchronously accessing a random access memory having a plurality of rows and columns, where each row has a wordline connected to read and write row decoders and each column is connected to bitlines. A row address is assigned to a first and second row, i.e. a pair of rows. A read address is provided to the read row decoder and a write address is provided to the write row decoder. The read and write addresses are decoded by the read and write row decoders, respectively, and one of the first or second rows is selected for reading. Asynchronous with selecting one of the first or second rows for reading, one of the first or second rows is selected for writing. Data is then read from the row selected for reading and asynchronously data is written into the row selected for writing. Signals are provided which coordinate the reading and writing of data, where in the event reading or writing is being performed, another of the reading or writing is deferred until completion of the first reading or writing. The read row decoder and the write decoder are unable to select the same row simultaneously and a read control circuit and a write control circuit are unable to select the same bit lines simultaneously.

REFERENCES:
patent: 4135242 (1979-01-01), Ward et al.
patent: 4236228 (1980-11-01), Nagashima et al.
patent: 4677500 (1987-06-01), Van Lier
patent: 4807028 (1989-02-01), Hatori et al.
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 5089992 (1992-02-01), Shinohara
patent: 5173695 (1992-12-01), Sun et al.
patent: 5253053 (1993-10-01), Chu et al.
patent: 5280349 (1994-01-01), Wang et al.
patent: 5293229 (1994-03-01), Iu
patent: 5319724 (1994-06-01), Blonstein et al.
patent: 5325092 (1994-06-01), Allen et al.
patent: 5430485 (1995-07-01), Lankford et al.
patent: 5561465 (1996-10-01), Fautier et al.
Chang, Shih-Fu and David Messerschmitt, "Design High-Throughput VLC Decoder Part 1-Concurrent VLSI Architectures." IEEE Transactions on Circuits and Systems for Video Technology. vol. 2, No. 2 Jun. 1, 1992. pp 187-196.
Goto, Junichi et al. "250-MHZ BICMOS Super-High-Speed Video Signal Processor ULSI" IEEE Journal of Solid State Circuits vol. 26 No. 12 Dec. 1991 pp 1876-1883.
Jones, Fred "A New Era of Fast Dynamic Rams." IEEE Spectrum vol. 49 No. 10 Oct. 1992 pp 43-49.
Macinnis, Alexander G. "The MPEG Systems Coding Specification." Signal Processing: Image Communication 4 (1992) pp 153-159.
McCarthy, Charles L. "A Low-Cost Audio/Video Decoder Solution for MPEG System Streams." IEEE Jun. 21, 1994, pp 312-313.
Puri, A. R Aravind et al. "Video Coding with Motion-Compensated Interpolation for CD-ROM Applications." Signal Processing Image Communication vol. 2, No. 2 Aug. 1990 pp 127-144.
Salters, R.H.W. "Fast DRAMS for Sharper TV". IEEE Spectrum vol. 29 No. 10 Oct. 1992, pp 40-42.
Yang, Kun-Min. VLSI Architecture Design of a Versatile Variable Length Decoding Chip for Real-Time Video Codecs, Tencon 1990 IEEE Region 10 Conference on Computer and Communication . . . , IEEE Publications Feb. 1990, pp 551-554.

Affiliated with

Also associated with

Rating

Method of asynchronous memory access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of asynchronous memory access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of asynchronous memory access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2065177