Method of annealing large area glass substrates

Details Method of annealing large area glass substrates Method of annealing large area glass substrates

1998-03-03

2001-09-25

Beck, Shrive P. (Department: 1762)

Coating processes

With pretreatment of the base

Heating or drying pretreatment

C427S554000, C427S167000, C427S376200, C427S255180, C427S255270, C427S294000

Reexamination Certificate

active

06294219

ABSTRACT:

BACKGROUND
The present invention relates generally to a method of processing glass substrates, and more particularly to a method of annealing amorphous silicon films deposited on glass substrates.
Thin film transistors are made on large glass substrates or plates for use in monitors, flat panel displays, solar cells, and the like. The transistors are made by sequential deposition of various thin films, including amorphous silicon (both doped and intrinsic), silicon oxide, and silicon nitride. These thin films can be deposited by chemical vapor deposition (CVD).
A CVD process may require that the substrates withstand temperatures on the order of 280-400° C. CVD processing has found widespread use in the manufacture of integrated circuits in silicon wafers. Silicon is a conductive material, and it can be heated and cooled quite rapidly without breaking or warping the wafer. However, glass is a dielectric material that is very brittle and is subject to warping or cracking when cooled or heated too rapidly. Thus, great care must be taken to adjust the rate of heating or cooling of large area glass substrates to avoid thermal stress and resulting damage.
Typically, to carry out the CVD process, the substrate is preheated in a heating chamber to about the deposition temperature. Once the substrate reaches the desired temperature, it is transferred into a processing chamber for deposition of the film. Then the substrate is transferred to a cooling chamber to cool it, e.g., to room temperature. To reduce the danger of contamination, the heating, deposition and cooling chambers may be included in a single tool so that the substrate may be transported between chambers without being removed from a vacuum environment. Such a tool, e.g., the system described in U.S. Pat. No. 4,951,601, which is incorporated herein by reference, may include a central robotic chamber connected to various processing chambers. The processing chambers may hold only a single substrate to improve process uniformity and controllability. However, due to the lengthy period of time required to heat up and cool down the temperature of a glass substrate (e.g., about five minutes each to heat a large area glass substrate to about 400° C. and to cool it back to room temperature) to avoid damage or warpage to the substrate, the heating and cooling chambers may hold several glass substrates at the same time to improve the throughput of the system.
One step in the fabrication of a thin film transistor is the formation of a polycrystaline silicon layer. One process of forming a polycrystaline silicon layer begins with the deposition of an amorphous silicon precursor layer on the substrate by CVD. Following the deposition step, the substrate is removed from the CVD tool and transported to a furnace for annealing, e.g., at temperatures of about 350-400° C. The annealing temperature is lower than the deposition temperature. Thereafter, the amorphous silicon may be converted to polycrystaline silicon by laser annealing.
One problem encountered in the fabrication of polycrystaline silicon is blistering of the substrate surface during the laser annealing step. This blistering renders the substrate unusable and reduces process yield. One cause of blistering is the outgassing of hydrogen which was incorporated in the amorphous silicon precursor layer during the deposition step. To reduce the amount of hydrogen incorporated in the precursor layer, the amorphous silicon deposition could be performed at a “high” temperature, e.g., at 450-470° C. Unfortunately, such high temperatures are destructive to the process chamber.
SUMMARY
In one aspect, the invention is directed to a method of forming a polycrystaline silicon layer on a glass substrate. In the method, a glass substrate is preheated and an amorphous silicon precursor layer is deposited on the substrate at a first temperature. The substrate is annealed in a thermal processing chamber at a second temperature sufficiently higher than the first temperature to substantially reduce the hydrogen concentration in the precursor layer, and the precursor layer is converted to a polycrystaline silicon layer by laser annealing.
Implementations of the invention may include the following. The first temperature may be about 380 to 400° C., and the second temperature may be about 400 to 470° C. The annealing step can occur in an atmosphere containing nitrogen and possibly hydrogen. The preheating and annealing steps may occur in the same thermal processing chamber. The substrate may be cooled to a handling temperature before converting the precursor layer to polycrystaline silicon.
In another aspect, the invention is directed to a method of forming a thin film on a glass substrate. In the method, a glass substrate is preheated in a thermal processing chamber to a first temperature. A thin film is deposited by chemical vapor deposition on the substrate at a second temperature lower than the first temperature. The substrate is annealed at the first temperature in the thermal processing chamber.
Implementations of the invention may include the following. The thin film may be an amorphous silicon layer or a tetraethylorthosilicate layer.
Advantages of the invention may include the following. The hydrogen content of the amorphous silicon precursor layer is reduced, thus reducing blistering and increasing yield. The amorphous silicon precursor layer may be deposited at relatively low temperatures, thus increasing the lifetime of the processing chamber. Annealing of the precursor layer may be performed in the CVD tool, increasing throughput and decreasing the danger of contamination.


REFERENCES:
patent: 4339340 (1982-07-01), Muraoka et al.
patent: 4597159 (1986-07-01), Usami et al.
patent: 5213670 (1993-05-01), Bertagnolli et al.
patent: 5259881 (1993-11-01), Edwards et al.
patent: 5372836 (1994-12-01), Imahashi et al.
patent: 5470619 (1995-11-01), Ahn et al.
patent: 5492843 (1996-02-01), Adachi et al.
patent: 5512320 (1996-04-01), Turner et al.
patent: 5607009 (1997-03-01), Turner et al.
patent: 5710050 (1998-01-01), Makita et al.
patent: 5766344 (1998-06-01), Zhang et al.
patent: 0 731 493 (1996-09-01), None
patent: 0 810 640 (1997-12-01), None
patent: 58-124224 (1983-07-01), None
patent: 7221035 (1995-08-01), None
Mei, P. et al., “Laser dehydrogenation/crystallization of plasma-enhanced chemial vapor deposited amorphous silicon for hybrid thin film transistors”, Appl. Phys. Lett., vol. 64, No. 9, pp. 1132-1134, 1994.

Affiliated with

Also associated with

Rating

Method of annealing large area glass substrates does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of annealing large area glass substrates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of annealing large area glass substrates will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2519855