Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1998-03-27
2000-10-24
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
711119, 711105, G06F 1314
Patent
active
061382191
ABSTRACT:
A technique and system for eliminating bus contention in multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, while eliminating the need for external control paths and random memory addressing, through the use of data header destination bits and a novel dedication of reduced size slot buffers to separate DRAM banks and similarly dedicated I/O data read resource ports, particularly useful for relatively short ATM message networking and the like, wherein all system I/O resources are enabled simultaneously to write complete ATM messages into a single slot buffer, and also for SONET Cross Connect and WDM messages.
REFERENCES:
patent: 5442747 (1995-08-01), Chan et al.
patent: 5457654 (1995-10-01), McLaury
patent: 5490112 (1996-02-01), Hush et al.
patent: 5550961 (1996-08-01), Chimoto
patent: 5581773 (1996-12-01), Glover
patent: 5623698 (1997-04-01), Stephenson et al.
patent: 5799209 (1998-08-01), Chatter
patent: 5835941 (1998-11-01), Powlowski
patent: 5875470 (1999-02-01), Dreibelbis et al.
patent: 5918074 (1999-06-01), Wright et al.
Pal Subhasis
Soman Satish S.
Chan Eddie P.
Ellis Kevin L
Nexabit Networks LLC
LandOfFree
Method of and operating architectural enhancement for multi-port does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and operating architectural enhancement for multi-port, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and operating architectural enhancement for multi-port will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1975806