Electrical computers and digital processing systems: memory – Address formation – Varying address bit-length or size
Patent
1995-12-19
1998-09-15
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Varying address bit-length or size
341 59, 341 63, 341 67, 345515, 348395, 375246, 375253, 382245, 382246, G06F 1204, H03M 740, G06K 936
Patent
active
058095659
ABSTRACT:
Data items associated with different locations in a spatial field of locations are written in a memory. The memory comprises a length memory in which for each location there is stored a length code which indicates the memory length required for the data item. For the reading of a data item associated with a location, the address of the data item is calculated by reading the length codes for the data items of preceding locations from the memory and by summing the lengths indicated.
REFERENCES:
patent: 4502115 (1985-02-01), Eguchi
patent: 4523276 (1985-06-01), Maejima et al.
patent: 4958302 (1990-09-01), Fredrickson et al.
patent: 5214764 (1993-05-01), Komuro et al.
patent: 5283840 (1994-02-01), Kitamura et al.
patent: 5357620 (1994-10-01), Suzuki
patent: 5371856 (1994-12-01), Yoshino et al.
patent: 5489746 (1996-02-01), Suzuki et al.
patent: 5577219 (1996-11-01), Timko et al.
patent: 5602548 (1997-02-01), Chun et al.
patent: 5619715 (1997-04-01), Dinkjian et al.
Chan Eddie P.
Kim Hong C.
Slobod Jack D.
U.S. Philips Corporation
LandOfFree
Method of and device for writing and reading data items in a mem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and device for writing and reading data items in a mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and device for writing and reading data items in a mem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-104955