Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-02-10
2009-06-23
Abraham, Esaw T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S702000, C714S755000
Reexamination Certificate
active
07552377
ABSTRACT:
According to one aspect of the invention, a method of interleaving data for enabling data coding in a communication network is disclosed, the method including storing parameters required to output address sequences for a matrix, receiving a block size associated with a block of data at a circuit for interleaving data, outputting parameters associated with the stored parameters based upon the block size, and producing an address sequence using the parameters. A circuit for interleaving data for data coding in a communication network is also disclosed. The circuit includes a lookup table storing parameters required to output address sequences for a matrix. A search coupled to the lookup table receives a clock size associated with a matrix and outputs parameters based upon the block size. A computation circuit coupled to receive the parameters outputs an address sequence using the parameters.
REFERENCES:
patent: 6721908 (2004-04-01), Kim et al.
patent: 6854077 (2005-02-01), Chen et al.
patent: 7137044 (2006-11-01), Ha et al.
patent: 7155642 (2006-12-01), Han
patent: 7263037 (2007-08-01), Haas
patent: 2004/0220988 (2004-11-01), Barry et al.
patent: 2005/0044466 (2005-02-01), Ishida
Xilinx, Inc.; “3GPP Turbo Encoder” DS319, Product Specification, Nov. 11, 2004, pp. 1-14, available from Xilinx, Inc., 2100 Logic Drive, San Jose, 95124.
3rdGeneration Partnership Project; Technical Specification Group Radio Access Network; Multiplexing and channel coding (FDD), 3G TS 25.212 v3.20 (Mar. 2000), Release 1999, http://www.3gpp.org, 3GPP, 650 Route des Lucioles, Sophia Antipolis, Valbonne France.
Abraham Esaw T
King John J.
XILINX Inc.
LandOfFree
Method of and circuit for interleaving data in a data coder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and circuit for interleaving data in a data coder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit for interleaving data in a data coder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4098138