Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1995-11-30
1998-06-02
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711203, 711 3, 711113, 711220, G06F 926, G06F 1206
Patent
active
057617406
ABSTRACT:
A method of and apparatus for rapidly modifying the user base registers of an instruction processor. In accordance with the present invention, a load base register user instruction may request an operand from a cache memory, wherein the requested operand may provide a new L field and a new bank descriptor index field. An unconditional compare may be made between the new L,BDI fields and the prior L,BDI fields, regardless of whether the requested operand providing the new L,BDI fields actually resides in a corresponding operand cache. In parallel therewith, the operand cache may determine whether or not the requested operand that provided the new L,BDI fields actually resides in the cache memory. A selector block may then determine if the new L,BDI fields match the previous L,BDI fields, and if the requested operand that provided the new L,BDI fields actually resides in the cache memory. If so, a fast load base register algorithm may be used to load the base register. If not, a slow load base register algorithm may be used.
REFERENCES:
patent: 3389380 (1968-06-01), Ashbaugh et al.
patent: 3461433 (1969-08-01), Emerson
patent: 4096568 (1978-06-01), Bennett et al.
patent: 4297743 (1981-10-01), Appell et al.
patent: 4349871 (1982-09-01), Lary
patent: 4355355 (1982-10-01), Butwell et al.
patent: 4521846 (1985-06-01), Scalzi et al.
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 4825358 (1989-04-01), Letwin
patent: 4825363 (1989-04-01), Baumann et al.
patent: 4827400 (1989-05-01), Dunwell et al.
patent: 4827406 (1989-05-01), Bischoff et al.
patent: 4835677 (1989-05-01), Sato et al.
patent: 4841436 (1989-06-01), Asano et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4853849 (1989-08-01), Bain, Jr. et al.
patent: 4862349 (1989-08-01), Foreman et al.
patent: 4890221 (1989-12-01), Gage
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4926316 (1990-05-01), Baker et al.
patent: 4939640 (1990-07-01), Bachman et al.
patent: 4979098 (1990-12-01), Baum et al.
patent: 5125087 (1992-06-01), Randell
patent: 5144551 (1992-09-01), Cepulis
patent: 5155834 (1992-10-01), Ryan et al.
patent: 5210840 (1993-05-01), Fukagawa et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5226166 (1993-07-01), Ishida et al.
patent: 5241635 (1993-08-01), Papadopoulos et al.
patent: 5379392 (1995-01-01), Alferness et al.
patent: 5414821 (1995-05-01), Nguyen et al.
patent: 5423019 (1995-06-01), Lin
patent: 5490265 (1996-02-01), Riches et al.
patent: 5522056 (1996-05-01), Watanabe et al.
patent: 5598551 (1997-01-01), Bajaras et al.
Harman, "The Motorola MC68000 Microprocessor Family: Assembly Language, Interface Design, and System Design", 1985, pp. 161-167.
Krick et al., "The Evolution of Instruction Sequencing", IEEE, Apr. 1991, pp. 5-15.
Hartley, "Compile-Time Program Restructuring in Multiprogrammed Virtual Memory", IEEE, 1988, pp. 1640-1644.
William H. Murray, III and Chris H. Pappas, "80386-80286 Assembly Language Programming", Osborne Mcgraw-Hill, Berkeley, California, 1986, pp. 96-106.
Fontaine Lawrence R.
Johnson David C.
Kuslak John S.
Chan Eddie P.
Nguyen Than V.
Unisys Corporation
LandOfFree
Method of and apparatus for rapidly loading addressing registers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for rapidly loading addressing registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for rapidly loading addressing registers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1475027