Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
2011-01-25
2011-01-25
Garber, Charles D (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S127000
Reexamination Certificate
active
07875504
ABSTRACT:
A method of reducing wire bond loop heights in wire bonds electrically connecting an integrated circuit die with a contact pad to a printed circuit board with a conductor, by mounting the integrated circuit die such that the contact pad is spaced from the conductor, positioning an adhesive surface between the contact pad and the conductor on the printed circuit board, attaching wire to one of the contact pad or the conductor, drawing the wire towards the other of the contact pad or the conductor, allowing the wire to contact the adhesive surface, and, attaching the wire to the other of the contact pad of the conductor to form a wire bond adhered to the adhesive surface and a point intermediate its ends.
REFERENCES:
patent: 4595938 (1986-06-01), Conta et al.
patent: 5008736 (1991-04-01), Davies et al.
patent: 5168368 (1992-12-01), Gow et al.
patent: 5468999 (1995-11-01), Lin et al.
patent: 5577319 (1996-11-01), Knecht
patent: 5863488 (1999-01-01), Moriya
patent: 6022583 (2000-02-01), Falcone et al.
patent: 6143588 (2000-11-01), Glenn
patent: 6291884 (2001-09-01), Glenn et al.
patent: 6313519 (2001-11-01), Gainey et al.
patent: 6326240 (2001-12-01), Liaw
patent: 6414849 (2002-07-01), Chiu
patent: 6429515 (2002-08-01), Glenn
patent: 6482574 (2002-11-01), Ramaswani et al.
patent: 6644782 (2003-11-01), Ward et al.
patent: 6672710 (2004-01-01), Silverbrook et al.
patent: 6709893 (2004-03-01), Moden et al.
patent: 6768212 (2004-07-01), Karashima et al.
patent: 6885093 (2005-04-01), Lo et al.
patent: 6908843 (2005-06-01), Baldonado et al.
patent: 7091581 (2006-08-01), McLellan et al.
patent: 7199477 (2007-04-01), Cheah
patent: 7227086 (2007-06-01), Lee et al.
patent: 7262074 (2007-08-01), Hall et al.
patent: 7275308 (2007-10-01), Kim et al.
patent: 2001/0014486 (2001-08-01), Glenn
patent: 2003/0146464 (2003-08-01), Prophet
patent: 2003/0160311 (2003-08-01), Ismail et al.
patent: 2004/0100532 (2004-05-01), Silverbrook
patent: 2004/0241906 (2004-12-01), Chan
patent: 2005/0093397 (2005-05-01), Yamada et al.
patent: 2005/0242159 (2005-11-01), Yajima
patent: 2007/0045872 (2007-03-01), Fee
patent: 2007/0273023 (2007-11-01), Zhao et al.
patent: 2008/0237887 (2008-10-01), Takiar et al.
patent: 2008/0315411 (2008-12-01), Dahilig et al.
patent: 2009/0032926 (2009-02-01), Sharifi
patent: 10-092858 (1998-04-01), None
patent: 11-067807 (1999-03-01), None
patent: 2004-0086064 (2004-10-01), None
patent: WO 03/006230 (2003-01-01), None
Chung-Long-Shan Laval
Silverbrook Kia
Tankongchumruskul Kiangkai
Garber Charles D
Junge Bryan R
Silverbrook Research Pty Ltd
LandOfFree
Method of adhering wire bond loops to reduce loop height does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of adhering wire bond loops to reduce loop height, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of adhering wire bond loops to reduce loop height will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622874