Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-02-11
2008-10-14
Maskulinski, Michael C (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S031000
Reexamination Certificate
active
07437618
ABSTRACT:
A method, apparatus, and computer program product are disclosed in a processor for dynamically, during runtime, allocating memory for in-memory hardware tracing. The processor is included within a data processing system. The processor includes multiple processing units that are coupled together utilizing a system bus. The processing units include a memory controller that controls a system memory. A particular size of the system memory is determined that is needed for storing trace data. A hardware trace facility requests, dynamically after the data processing system has completed booting, the particular size of the system memory to be allocated to the hardware trace facility for storing trace data that is captured by the hardware trace facility. The firmware selects particular locations within the system memory. All of the particular locations together are the particular size. The firmware allocates the particular locations for use exclusively by the hardware trace facility.
REFERENCES:
patent: 5765198 (1998-06-01), McCrocklin et al.
patent: 5897658 (1999-04-01), Eskesen et al.
patent: 7200776 (2007-04-01), Harris
patent: 2003/0120980 (2003-06-01), Harris
patent: 2007/0074067 (2007-03-01), Rothman et al.
patent: 2007/0198765 (2007-08-01), Jordan et al.
Al-Omari et al., Method, Apparatus, and Computer Program Product in a Processor for Performing in-Memory Tracing Using Existing Communication Paths, filed Feb. 11, 2005.
Al-Omari et al., Method, Apparatus, and Computer Program Product in a Processor for Concurrently Sharing a Memory Controller Among a Tracing Process and Non-Tracing Processes Using a Programmable Variable Number of Shared Memory Write Buffers, filed Feb. 11, 2005.
Al-Omari et al., Method, Apparatus, and Computer Program Product for Synchronizing Triggering of Multiple Hardware Trace Facilities Using an Existing System Bus, filed Feb. 11, 2005.
Al-Omari et al., Method, Apparatus, and Computer Program Product in a Processor for Balancing Hardware Trace Collection Among Different Hardware Trace Facilities, filed Feb. 11, 2005.
Al-Omari Ra'ed Mohammad
Mericas Alexander Erik
Starke William John
Gerhardt Diana R.
International Business Machines - Corporation
Maskulinski Michael C
Miles Neil D
Yee Duke W.
LandOfFree
Method in a processor for dynamically during runtime... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method in a processor for dynamically during runtime..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method in a processor for dynamically during runtime... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992441