Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-08-05
2010-12-28
Lin, Sun J (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07861201
ABSTRACT:
A single verification tool provides both static timing analysis and timing simulation capabilities targeted at both full-custom and ASIC designs in a unified environment. In various embodiments the verification tool includes the following features: (a) Integrating both static timing analysis and dynamic simulation tools into a single tool, (b) Efficient path search for multi-phase, multi-frequency and multi-cycle circuit in the presence of level sensitive latch, (c) Automatically identifying circuit structure, e.g. complex gate, for timing characterization, (d) Circuit structures at transistor level solved by incorporating function check, (e) Carrying out functional check to filter out false path and identifying gate with simultaneously changing inputs, (f) Finding maximum operating frequency in the presence of level sensitive latches after filtering out false paths, (g) Crosstalk solver by utilizing the admittance matrix and voltage transfer of RLC part in frequency domain coupled with the non-linear driver in time domain implemented in spice-like simulator, (h) Making use of the correlation between inputs of aggressors and victim to determine switching time at victim's output iteratively.
REFERENCES:
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5872717 (1999-02-01), Yu et al.
patent: 5946482 (1999-08-01), Barford et al.
patent: 6014510 (2000-01-01), Burks et al.
patent: 6591402 (2003-07-01), Chandra et al.
patent: 6594806 (2003-07-01), Casavant
patent: 2002/0112213 (2002-08-01), Abadir et al.
patent: 2003/0208727 (2003-11-01), Mortensen
patent: 2003/0212967 (2003-11-01), Halstead
Arunachalam, R., et al., “TACO: Timing Analysis with Coupling”, Proc. DAC, Jun. 2000, pp. 266-269.
Batterywala et al., “A Method to Estimate Slew and Delay in Coupled Digital Circuits,” IEEE Proc of 16th Int'l Conf. on VLSI Design, p. 1-6, (2003).
Borriello, “Synthesis of Mixed Synchronous/Asynchronous Control Logic,” IEEE ISCAS, p. 762-765, (1989).
Cherry, JJ, “Pearl: A CMOS Timing Analyzer,” Proc. DAD, Jun. 1988, pp. 148-153.
Claesen et al., “Accelerated Sensitizable Path Algorithms for Timing Verification Based on Code Generation,” IEEE ISCAS, p. 885-888, (1989).
Dartu et al., “Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling”, Proc. DAC, Jun. 1997, pp. 46-51.
Dartu et al., “TETA: Transistor-Level Engine for Timing Analysis”, Proc. DAC, Jun. 1998, pp. 595-598.
Devgan et al., “Block-Based Static Timing Analysis with Uncertainty,” ICCAD '03, Nov. 11-13, 2003, pp. 607-614.
“Fire and Ice QXC”, Cadence Datasheet, , undated, 2 pages.
“Fujitsu Standardizes On Synopsys' Primte Time Delay Calculator in its ASIC Design Flow”, Synopsys Press Release, 2003 (printed Jan. 17, 2006), pp. 1-2.
Hassoun et al., “Static Timing Analysis for Level-Clocked Circuits in the Presence of Cross Talk”, IEEE Trans. On CAD, 2002, pp. 1-8.
“Hierarchical Static Timing Analysis Using Interface Logic Models,” Synopsys Press Release, Jan. 2001, pp. 1-11.
“HIPEX: Full Chip Parasitic Extraction Products”, Silvaco, undated, pp. 104.
Jouppi, NP, “TV: An NMOS Timing Analyzer”, Proc. Of 3rd Caltech Conf. on VLSI, 1983, pp. 72-85.
Lin et al., “Transient Simulation of Lossy Interconnect,” Proc. DAC, Jun. 1992, pp. 81-86.
“Noise Aware Timing Analysis”, Cadence White Paper , 2001, pp. 1-6.
Ousterhout, “A Switch-Level Timing Verifier for Digital MOS VLSI,” IEEE Trans. On Comp. Aided Design CAD, 4(3), Jul. 1985, pp. 336-349.
P1497 Draft Standard for Standard Delay Format (SDF) for the Electronic Design Process, IEEE Standards Board, V0.10, 1999, pp. 1-86.
“Project Management for Timing Analysis” Timing Designing, Project Management Oct. 2004, pp. 1-4.
“Signalstorm NDC”, Cadence Datasheet, 2004, pp. 1-3.
Szymanski, “Leadout: A Static Timing Analyzer for MOS Circuits,” IEEE Inter. Conf. on Computer Aided Design, Nov. 1986, pp. 130-134.
Xiao et al., “Efficient Static Timing Analysis in Presence of Crosstalk,” IEEE, p. 335-339, (2000).
Saraswat et al., “Passive Reduction Algorithm for RLC Interconnect Circuits with Embedded State-Space Systems (PRESS)”, IEEE Transactions on Microwave Theory and Techniques, vol. 52, No. 9, (Sep. 2004), pp. 2215-2226.
Lin Sun J
Pillsbury Winthrop Shaw & Pittman LLP
Sage Software, Inc.
LandOfFree
Method for verifying timing of a circuit with crosstalk... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for verifying timing of a circuit with crosstalk..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying timing of a circuit with crosstalk... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4185843