Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-12-19
2003-09-23
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06625788
ABSTRACT:
FIELD OF THE INVENTION
The present invention is directed to verifying conversion of an architecture-specific design of a first type into an architecture-specific design of a second type such that race conditions and other anomalies are detected in the second type.
BACKGROUND OF THE INVENTION
Xilinx, Inc. the assignee of the present application, manufactures logic devices. Xilinx produces logic devices with either programmable interconnects (such as pass transistor interconnects) or fixed interconnects made with a mask in the metalization process. A logic device (either mask programmable or with a programmable interconnect) is an integrated circuit chip which includes a plurality of programmable input/output pads and a plurality of configurable logic elements. Each configurable logic element implements a logic function of the “n” inputs to the logic element according to how the logic element has been configured. Logic functions may use all n inputs to the logic element or may use only a subset thereof. A few of the possible logic functions that a logic element can be configured to implement are: AND, OR, XOR, NAND, NOR, XNOR and mixed combinations of these functions. The implementation and operation of logic devices with programmable interconnects made by Xilinx are described in “The Programmable Logic Data Book,” pages 4-1 to 4-372, copyright 1996 by Xilinx, available from Xilinx, Inc., 2100 Logic Drive, San Jose, Calif. 95124. The contents of “The Programmable Logic Data Book” are incorporated herein by reference. Since the interconnects are programmable, and often reprogrammable, the programmable interconnect logic devices often are used to prototype a new design which may be changed in the design or debugging phase. A designer selects how signals from I/O blocks and configurable logic elements are to be routed by the programmable interconnect, thereby selecting which signal is applied to which line. The configurability of these programmable interconnect logic devices allows designers to program and test the chips locally without waiting for a mask programmable logic device or an application specific integrated circuit to be manufactured by a foundry. This enhances the designer's productivity.
However, there are many situations where the programmable interconnect logic devices are inappropriate for the final design. For example, when high speed is critical, a mask programmable logic device would likely provide better speed than a configurable one. Further, the non-configurable device is typically cheaper to distribute commercially than its configurable counterpart. In cases such as these, it is important to provide a reliable conversion path from the configurable logic device to a non-configurable equivalent.
Xilinx provides a non-configurable (mask-programmed) hardware device called “HardWire” to which designs for configurable logic devices can be converted. A HardWire device uses the same logic elements placed in the same location as in a customer's original FPGA design, only the routing architecture changes. A description of the HardWire architecture is provided in the HardWire Data Book, published by Xilinx, Inc., the contents of which are incorporated herein by reference. Chapter 2 of the HardWire Data Book is entitled “FPGA Design Considerations for HardWire Designs” and describes some of the issues that are involved in producing a HardWire design from a configurable logic device design. As described above, one of the major changes in using a non-configurable device is a change in speed. Propagation delays from programmable pass transistors used to implement routing in an FPGA are eliminated when pass transistors are replaced by segments in the metalization layers in HardWire. As a result, hidden race conditions latent in the design may appear when converting to HardWire. The increased speed of a HardWire part can also create new problems. Chapter 2 describes setup and hold time requirements and I/O slew rate issues. Increasing the routing speed between logic blocks decreases the amount of time that a signal is kept on a line. Accordingly, it is possible that the HardWire design will no longer meet the hold time requirements, causing errors in the operation of the device or of a system in which the device is placed. Likewise, faster routing can reduce the amount of setup time that is available after a clock pulse. The HardWire Data Book, however, does not describe how to consistently overcome these problems.
SUMMARY OF THE INVENTION
The present invention allows a design implemented in a configurable FPGA to be implemented in a non-configurable (HardWire) device without problems due to changes in timing. A reduced engineering effort is required to guarantee that conversion will produce a HardWire device that meets all timing requirements placed on the original configurable FPGA.
According to the invention, timing requirements that were made by the original designer of the configurable FPGA are combined with timing requirements determined from an analysis of critical paths in the configurable FPGA to determine timing requirements that must be met in the HardWire device.
The method of the invention first extracts parameters of the original FPGA device that are important in calculating delays in the HardWire device. These parameters are extracted from a netlist describing the customer's original design and from a speeds file describing path delays in the original FPGA device. They include any delay requirements (maximum or minimum) placed by the customer as well as delays or critical paths determined from analysis of the customer's design. A set of specifications is generated for use in analyzing delays in the HardWire device.
Using libraries of delays for the various HardWire devices and specific data for the particular HardWire device implementing the conversion, the method includes a timing analysis of the original design as implemented in the HardWire device, taking account of any structures that are different from those in the FPGA device, and generates a report (textual or graphic) for indicating to a user what timing problems may exist after the conversion. In one embodiment, the method includes specifying paths to which delay must be added in order to avoid race conditions that (1) were acceptable before conversion and (2) must be made acceptable after conversion.
REFERENCES:
patent: 5084824 (1992-01-01), Lam et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5182719 (1993-01-01), Kuroda et al.
patent: 5267146 (1993-11-01), Shimizu et al.
patent: 5300835 (1994-04-01), Assar et al.
patent: 5394034 (1995-02-01), Becker et al.
patent: 5452227 (1995-09-01), Kelsey et al.
patent: 5465216 (1995-11-01), Rotem et al.
patent: 5475605 (1995-12-01), Lin
patent: 5475695 (1995-12-01), Caywood et al.
patent: 5493507 (1996-02-01), Shinde et al.
patent: 5497378 (1996-03-01), Amini et al.
patent: 5510999 (1996-04-01), Lee et al.
patent: 5517646 (1996-05-01), Piccirillo et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5526278 (1996-06-01), Powell
patent: 5550839 (1996-08-01), Buch et al.
patent: 5563801 (1996-10-01), Lee et al.
patent: 5572710 (1996-11-01), Asano et al.
patent: 5590049 (1996-12-01), Arora
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5717928 (1998-02-01), Campmas et al.
patent: 5754826 (1998-05-01), Gamal et al.
patent: 5798645 (1998-08-01), Zeiner et al.
patent: 0575124 (1993-12-01), None
patent: 61053827 (1986-03-01), None
patent: 02146815 (1990-06-01), None
patent: 03117020 (1991-05-01), None
patent: 04158637 (1992-06-01), None
“The Programmable Logic Data Book”, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, 1994, pp 2-7 through 2-46.
“Hardwire Data Book”, (1994), available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
“The XC5200 Logic Cell Array Family Technical Data Booklet” Oct. 1995 (referenced as “XC5200™ FPGA Data Sheet”) available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Wilson, Ron, “Xilinx Speeds Submicron-Process Ramp”, EE Times, Feb. 3, 1997.
“The Pro
Buch Kiran
Vashi Mehul
Casey Michael R.
Garbowski Leigh M.
Xilinx , Inc.
Young Edel M.
LandOfFree
Method for verifying timing in a hard-wired IC device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for verifying timing in a hard-wired IC device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying timing in a hard-wired IC device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3069406