Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-05-01
2007-05-01
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
11009350
ABSTRACT:
The present invention relates to the field of computer hardware locic circuits, and in particular to a method for verifying the proper operation of a digital logic circuit, and in particular to symbolic simulation of a gate-level netlist corresponding to said hardware logic circuit. In order to add a useful alternative in the field of functional, exhaustive simulation and of symbolic simulation, it is proposed to perform the steps of:a) analyzing symbolic expressions visible at predetermined locations within said logic;b) determining, which nets in the netlist carry complex symbolic expressions, which comprise more than one symbol;c) replacing said complex expressions with a “crunshed color”, for cutting off said complex symbolic expression from further propagation through the netlist;d) continuing said symbolic simulation including said crunched color information on predetermined nets.
REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 6145117 (2000-11-01), Eng
patent: 6190433 (2001-02-01), Van Fleet et al.
patent: 6591400 (2003-07-01), Yang
patent: 6745160 (2004-06-01), Ashar et al.
patent: 2004/0107409 (2004-06-01), Melham et al.
Hoppe Bodo
Jaeschke Christoph
Koesters Johannes
Augspurger Lynn L.
Lin Sun James
LandOfFree
Method for verification of gate level netlists using colored... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for verification of gate level netlists using colored..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verification of gate level netlists using colored... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3789398